📄 ask.fnsim.qmsg
字号:
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0\"" { } { { "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" "\\pip:genaa:U0" { Text "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" 1876 0 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0 " "Info: Elaborated megafunction instantiation \"dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0\"" { } { { "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" "" { Text "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" 1876 0 0 } } } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bph " "Info: Found entity 1: add_sub_bph" { } { { "db/add_sub_bph.tdf" "" { Text "D:/my_eda3/ASK_FSK/db/add_sub_bph.tdf" 22 1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0} } { } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bph dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bph:auto_generated " "Info: Elaborating entity \"add_sub_bph\" for hierarchy \"dds:ddsi\|SAdderSub:ParallelAdderSubtractori\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bph:auto_generated\"" { } { { "LPM_ADD_SUB.tdf" "auto_generated" { Text "e:/altera/70/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAdderSub dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i " "Info: Elaborating entity \"SAdderSub\" for hierarchy \"dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\"" { } { { "dds.vhd" "ParallelAdderSubtractor1i" { Text "D:/my_eda3/ASK_FSK/dds.vhd" 153 0 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0\"" { } { { "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" "\\pip:genaa:U0" { Text "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" 1876 0 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0 " "Info: Elaborated megafunction instantiation \"dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0\"" { } { { "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" "" { Text "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" 1876 0 0 } } } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ph " "Info: Found entity 1: add_sub_8ph" { } { { "db/add_sub_8ph.tdf" "" { Text "D:/my_eda3/ASK_FSK/db/add_sub_8ph.tdf" 22 1 0 } } } 0 0 "Found entity %1!d!: %2!s!" 0 0} } { } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ph dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_8ph:auto_generated " "Info: Elaborating entity \"add_sub_8ph\" for hierarchy \"dds:ddsi\|SAdderSub:ParallelAdderSubtractor1i\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_8ph:auto_generated\"" { } { { "LPM_ADD_SUB.tdf" "auto_generated" { Text "e:/altera/70/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 119 3 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRED dds:ddsi\|SRED:BusConversioni " "Info: Elaborating entity \"SRED\" for hierarchy \"dds:ddsi\|SRED:BusConversioni\"" { } { { "dds.vhd" "BusConversioni" { Text "D:/my_eda3/ASK_FSK/dds.vhd" 1205 0 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRED dds:ddsi\|SRED:BusConversion1i " "Info: Elaborating entity \"SRED\" for hierarchy \"dds:ddsi\|SRED:BusConversion1i\"" { } { { "dds.vhd" "BusConversion1i" { Text "D:/my_eda3/ASK_FSK/dds.vhd" 1219 0 0 } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "dds:ddsi\|AltiMult:Producti\|databint\[0\] data_in GND " "Warning: Reduced register \"dds:ddsi\|AltiMult:Producti\|databint\[0\]\" with stuck data_in port to stuck value GND" { } { { "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" "" { Text "e:/altera/70/DSPBuilder/Altlib/DSPBUILDER.VHD" 1665 -1 0 } } } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -