ask.fit.smsg

在quartus开发环境下

Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 7.0 Build 33 02/05/2007 SJ Full Version
    Info: Processing started: Sun May 06 16:24:58 2007
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ASK -c ASK
Info: Automatically selected device EP2C5T144C6 for design ASK
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use
    Info: Previous placement does not exist for 233 of 233 atoms in partition Top
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C8T144C6 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 53 pins of 53 total pins
    Info: Pin data_out[0] not assigned to an exact location on the device
    Info: Pin data_out[1] not assigned to an exact location on the device
    Info: Pin data_out[2] not assigned to an exact location on the device
    Info: Pin data_out[3] not assigned to an exact location on the device
    Info: Pin data_out[4] not assigned to an exact location on the device
    Info: Pin data_out[5] not assigned to an exact location on the device
    Info: Pin data_out[6] not assigned to an exact location on the device
    Info: Pin data_out[7] not assigned to an exact location on the device
    Info: Pin data_out[8] not assigned to an exact location on the device
    Info: Pin data_out[9] not assigned to an exact location on the device
    Info: Pin clock not assigned to an exact location on the device
    Info: Pin sclrp not assigned to an exact location on the device
    Info: Pin data_in not assigned to an exact location on the device
    Info: Pin Pword[0] not assigned to an exact location on the device
    Info: Pin Pword[1] not assigned to an exact location on the device
    Info: Pin Pword[2] not assigned to an exact location on the device
    Info: Pin Pword[3] not assigned to an exact location on the device
    Info: Pin Pword[4] not assigned to an exact location on the device
    Info: Pin Pword[5] not assigned to an exact location on the device
    Info: Pin Pword[6] not assigned to an exact location on the device
    Info: Pin Pword[7] not assigned to an exact location on the device
    Info: Pin Fword[22] not assigned to an exact location on the device
    Info: Pin Fword[21] not assigned to an exact location on the device
    Info: Pin Fword[20] not assigned to an exact location on the device
    Info: Pin Fword[19] not assigned to an exact location on the device
    Info: Pin Fword[18] not assigned to an exact location on the device
    Info: Pin Fword[17] not assigned to an exact location on the device
    Info: Pin Fword[16] not assigned to an exact location on the device
    Info: Pin Fword[15] not assigned to an exact location on the device
    Info: Pin Fword[14] not assigned to an exact location on the device
    Info: Pin Fword[13] not assigned to an exact location on the device
    Info: Pin Fword[12] not assigned to an exact location on the device
    Info: Pin Fword[11] not assigned to an exact location on the device
    Info: Pin Fword[10] not assigned to an exact location on the device
    Info: Pin Fword[9] not assigned to an exact location on the device
    Info: Pin Fword[8] not assigned to an exact location on the device
    Info: Pin Fword[7] not assigned to an exact location on the device
    Info: Pin Fword[6] not assigned to an exact location on the device
    Info: Pin Fword[5] not assigned to an exact location on the device
    Info: Pin Fword[4] not assigned to an exact location on the device
    Info: Pin Fword[3] not assigned to an exact location on the device
    Info: Pin Fword[2] not assigned to an exact location on the device
    Info: Pin Fword[1] not assigned to an exact location on the device
    Info: Pin Fword[0] not assigned to an exact location on the device
    Info: Pin Fword[23] not assigned to an exact location on the device
    Info: Pin Fword[24] not assigned to an exact location on the device
    Info: Pin Fword[25] not assigned to an exact location on the device
    Info: Pin Fword[26] not assigned to an exact location on the device
    Info: Pin Fword[27] not assigned to an exact location on the device
    Info: Pin Fword[28] not assigned to an exact location on the device
    Info: Pin Fword[29] not assigned to an exact location on the device
    Info: Pin Fword[30] not assigned to an exact location on the device
    Info: Pin Fword[31] not assigned to an exact location on the device
Info: Automatically promoted node clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node sclrp (placed in PIN 18 (CLK1, LVDSCLK0n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[10]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[11]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[12]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[13]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[14]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[15]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[16]
        Info: Destination node dds:ddsi|AltiMult:Producti|resdtb[17]
        Info: Destination node dds:ddsi|AltiMult:Producti|databint~34
        Info: Destination node dds:ddsi|SDelay:Delayi|result~448
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing: elapsed time is 00:00:00
    Extra Info: Packed 3 registers into blocks of type Embedded multiplier block
    Extra Info: Created 2 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 51 (unused VREF, 3.30 VCCIO, 41 input, 10 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  15 pins available
        Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  23 pins available
        Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  22 pins available
        Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  24 pins available
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Estimated most critical path is memory to register delay of 8.798 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'dds:ddsi|altsyncram:Mux0_rtl_0|altsyncram_icu:auto_generated|ram_block1a6~porta_address_reg9'
    Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X23_Y12; Fanout = 1; MEM Node = 'dds:ddsi|altsyncram:Mux0_rtl_0|altsyncram_icu:auto_generated|q_a[6]'
    Info: 3: + IC(1.144 ns) + CELL(0.420 ns) = 4.557 ns; Loc. = LAB_X15_Y8; Fanout = 13; COMB Node = 'dds:ddsi|AltiMult:Producti|dataaint~204'
    Info: 4: + IC(0.440 ns) + CELL(2.663 ns) = 7.660 ns; Loc. = DSPMULT_X16_Y8_N0; Fanout = 1; COMB Node = 'dds:ddsi|AltiMult:Producti|lpm_mult:Mult0|mult_lm01:auto_generated|mac_mult1~DATAOUT10'
    Info: 5: + IC(0.000 ns) + CELL(0.224 ns) = 7.884 ns; Loc. = DSPOUT_X16_Y8_N2; Fanout = 1; COMB Node = 'dds:ddsi|AltiMult:Producti|lpm_mult:Mult0|mult_lm01:auto_generated|result[10]'
    Info: 6: + IC(0.830 ns) + CELL(0.084 ns) = 8.798 ns; Loc. = LAB_X15_Y7; Fanout = 1; REG Node = 'dds:ddsi|AltiMult:Producti|resdtb[10]'
    Info: Total cell delay = 6.384 ns ( 72.56 % )
    Info: Total interconnect delay = 2.414 ns ( 27.44 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 2%
    Info: The peak interconnect region extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 10 output pins without output pin load capacitance assignment
    Info: Pin "data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Allocated 174 megabytes of memory during processing
    Info: Processing ended: Sun May 06 16:25:19 2007
    Info: Elapsed time: 00:00:21