📄 timer.map.summary
字号:
Analysis & Synthesis Status : Successful - Wed Jul 02 22:13:37 2008
Quartus II Version : 8.0 Build 215 05/29/2008 SJ Full Version
Revision Name : Timer
Top-level Entity Name : Timer
Family : Cyclone II
Total logic elements : 77
Total combinational functions : 77
Dedicated logic registers : 68
Total registers : 68
Total pins : 18
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -