basegate.tan.rpt

采用Altera公司的CycloneII芯片EP2C8的一些程序代码。

Classic Timing Analyzer report for BaseGate
Wed Jul 02 21:46:14 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.672 ns   ; Sw_n[0] ; Led[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+---------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To     ;
+-------+-------------------+-----------------+---------+--------+
; N/A   ; None              ; 13.672 ns       ; Sw_n[0] ; Led[0] ;
; N/A   ; None              ; 13.007 ns       ; Sw_n[1] ; Led[0] ;
+-------+-------------------+-----------------+---------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Wed Jul 02 21:46:14 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BaseGate -c BaseGate --timing_analysis_only
Info: Longest tpd from source pin "Sw_n[0]" to destination pin "Led[0]" is 13.672 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_161; Fanout = 1; PIN Node = 'Sw_n[0]'
    Info: 2: + IC(6.462 ns) + CELL(0.647 ns) = 8.103 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 1; COMB Node = 'Led~0'
    Info: 3: + IC(2.293 ns) + CELL(3.276 ns) = 13.672 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'Led[0]'
    Info: Total cell delay = 4.917 ns ( 35.96 % )
    Info: Total interconnect delay = 8.755 ns ( 64.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 123 megabytes
    Info: Processing ended: Wed Jul 02 21:46:14 2008
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01