dff.v

也就是乐透彩票模拟程序用为verilogHDL描述

module dff(output reg q, 
				input d, clk);

always@(posedge clk) q <= d;

endmodule