sub_tdm.map.eqn

pci转local bus总线的应用

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--G1_CLK_COUNT[8] is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[8]
--operation mode is normal

G1_CLK_COUNT[8]_carry_eqn = G1L71;
G1_CLK_COUNT[8]_lut_out = G1_CLK_COUNT[8] $ (!G1_CLK_COUNT[8]_carry_eqn);
G1_CLK_COUNT[8] = DFFEAS(G1_CLK_COUNT[8]_lut_out, pci_clk, VCC, , , , , !reset_n, );


--D1_count[22] is RESET_GEN:RESET_GEN|count[22]
--operation mode is arithmetic

D1_count[22]_carry_eqn = D1L54;
D1_count[22]_lut_out = D1_count[22] $ (!D1_count[22]_carry_eqn);
D1_count[22] = DFFEAS(D1_count[22]_lut_out, pci_clk, VCC, , , , , , );

--D1L74 is RESET_GEN:RESET_GEN|count[22]~176
--operation mode is arithmetic

D1L74 = CARRY(D1_count[22] & (!D1L54));


--D1_count[24] is RESET_GEN:RESET_GEN|count[24]
--operation mode is normal

D1_count[24]_carry_eqn = D1L94;
D1_count[24]_lut_out = D1_count[24] $ (!D1_count[24]_carry_eqn);
D1_count[24] = DFFEAS(D1_count[24]_lut_out, pci_clk, VCC, , , , , , );


--G1_CLK_COUNT[7] is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[7]
--operation mode is arithmetic

G1_CLK_COUNT[7]_carry_eqn = G1L51;
G1_CLK_COUNT[7]_lut_out = G1_CLK_COUNT[7] $ (G1_CLK_COUNT[7]_carry_eqn);
G1_CLK_COUNT[7] = DFFEAS(G1_CLK_COUNT[7]_lut_out, pci_clk, VCC, , , , , !reset_n, );

--G1L71 is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[7]~124
--operation mode is arithmetic

G1L71 = CARRY(!G1L51 # !G1_CLK_COUNT[7]);


--H1_WR_COUNT[2] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[2]
--operation mode is arithmetic

H1_WR_COUNT[2]_carry_eqn = H1L33;
H1_WR_COUNT[2]_lut_out = H1_WR_COUNT[2] $ (!H1_WR_COUNT[2]_carry_eqn);
H1_WR_COUNT[2] = DFFEAS(H1_WR_COUNT[2]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L53 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[2]~221
--operation mode is arithmetic

H1L53 = CARRY(H1_WR_COUNT[2] & (!H1L33));


--H1_WR_COUNT[3] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[3]
--operation mode is arithmetic

H1_WR_COUNT[3]_carry_eqn = H1L53;
H1_WR_COUNT[3]_lut_out = H1_WR_COUNT[3] $ (H1_WR_COUNT[3]_carry_eqn);
H1_WR_COUNT[3] = DFFEAS(H1_WR_COUNT[3]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L73 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[3]~225
--operation mode is arithmetic

H1L73 = CARRY(!H1L53 # !H1_WR_COUNT[3]);


--H1_WR_COUNT[1] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[1]
--operation mode is arithmetic

H1_WR_COUNT[1]_carry_eqn = H1L13;
H1_WR_COUNT[1]_lut_out = H1_WR_COUNT[1] $ (H1_WR_COUNT[1]_carry_eqn);
H1_WR_COUNT[1] = DFFEAS(H1_WR_COUNT[1]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L33 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[1]~229
--operation mode is arithmetic

H1L33 = CARRY(!H1L13 # !H1_WR_COUNT[1]);


--H1_WR_COUNT[4] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[4]
--operation mode is arithmetic

H1_WR_COUNT[4]_carry_eqn = H1L73;
H1_WR_COUNT[4]_lut_out = H1_WR_COUNT[4] $ (!H1_WR_COUNT[4]_carry_eqn);
H1_WR_COUNT[4] = DFFEAS(H1_WR_COUNT[4]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L93 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[4]~233
--operation mode is arithmetic

H1L93 = CARRY(H1_WR_COUNT[4] & (!H1L73));


--H1_WR_COUNT[5] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[5]
--operation mode is arithmetic

H1_WR_COUNT[5]_carry_eqn = H1L93;
H1_WR_COUNT[5]_lut_out = H1_WR_COUNT[5] $ (H1_WR_COUNT[5]_carry_eqn);
H1_WR_COUNT[5] = DFFEAS(H1_WR_COUNT[5]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L14 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[5]~237
--operation mode is arithmetic

H1L14 = CARRY(!H1L93 # !H1_WR_COUNT[5]);


--H1_WR_COUNT[6] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[6]
--operation mode is normal

H1_WR_COUNT[6]_carry_eqn = H1L14;
H1_WR_COUNT[6]_lut_out = H1_WR_COUNT[6] $ (!H1_WR_COUNT[6]_carry_eqn);
H1_WR_COUNT[6] = DFFEAS(H1_WR_COUNT[6]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );


--H1_WR_COUNT[0] is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[0]
--operation mode is arithmetic

H1_WR_COUNT[0]_lut_out = !H1_WR_COUNT[0];
H1_WR_COUNT[0] = DFFEAS(H1_WR_COUNT[0]_lut_out, GLOBAL(G1_CLK_COUNT[7]), reset_n, , , , , !H1_IIC_WR_STATE.WRITE_READ, );

--H1L13 is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_COUNT[0]~245
--operation mode is arithmetic

H1L13 = CARRY(H1_WR_COUNT[0]);


--D1_dog_cnt[3] is RESET_GEN:RESET_GEN|dog_cnt[3]
--operation mode is arithmetic

D1_dog_cnt[3]_carry_eqn = D1L75;
D1_dog_cnt[3]_lut_out = D1_dog_cnt[3] $ (D1_dog_cnt[3]_carry_eqn);
D1_dog_cnt[3] = DFFEAS(D1_dog_cnt[3]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L95 is RESET_GEN:RESET_GEN|dog_cnt[3]~138
--operation mode is arithmetic

D1L95 = CARRY(!D1L75 # !D1_dog_cnt[3]);


--D1_dog_cnt[6] is RESET_GEN:RESET_GEN|dog_cnt[6]
--operation mode is arithmetic

D1_dog_cnt[6]_carry_eqn = D1L36;
D1_dog_cnt[6]_lut_out = D1_dog_cnt[6] $ (!D1_dog_cnt[6]_carry_eqn);
D1_dog_cnt[6] = DFFEAS(D1_dog_cnt[6]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L56 is RESET_GEN:RESET_GEN|dog_cnt[6]~142
--operation mode is arithmetic

D1L56 = CARRY(D1_dog_cnt[6] & (!D1L36));


--D1_dog_cnt[1] is RESET_GEN:RESET_GEN|dog_cnt[1]
--operation mode is arithmetic

D1_dog_cnt[1]_carry_eqn = D1L35;
D1_dog_cnt[1]_lut_out = D1_dog_cnt[1] $ (D1_dog_cnt[1]_carry_eqn);
D1_dog_cnt[1] = DFFEAS(D1_dog_cnt[1]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L55 is RESET_GEN:RESET_GEN|dog_cnt[1]~146
--operation mode is arithmetic

D1L55 = CARRY(!D1L35 # !D1_dog_cnt[1]);


--D1_dog_cnt[5] is RESET_GEN:RESET_GEN|dog_cnt[5]
--operation mode is arithmetic

D1_dog_cnt[5]_carry_eqn = D1L16;
D1_dog_cnt[5]_lut_out = D1_dog_cnt[5] $ (D1_dog_cnt[5]_carry_eqn);
D1_dog_cnt[5] = DFFEAS(D1_dog_cnt[5]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L36 is RESET_GEN:RESET_GEN|dog_cnt[5]~150
--operation mode is arithmetic

D1L36 = CARRY(!D1L16 # !D1_dog_cnt[5]);


--D1_dog_cnt[0] is RESET_GEN:RESET_GEN|dog_cnt[0]
--operation mode is arithmetic

D1_dog_cnt[0]_lut_out = !D1_dog_cnt[0];
D1_dog_cnt[0] = DFFEAS(D1_dog_cnt[0]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L35 is RESET_GEN:RESET_GEN|dog_cnt[0]~154
--operation mode is arithmetic

D1L35 = CARRY(D1_dog_cnt[0]);


--D1_dog_cnt[2] is RESET_GEN:RESET_GEN|dog_cnt[2]
--operation mode is arithmetic

D1_dog_cnt[2]_carry_eqn = D1L55;
D1_dog_cnt[2]_lut_out = D1_dog_cnt[2] $ (!D1_dog_cnt[2]_carry_eqn);
D1_dog_cnt[2] = DFFEAS(D1_dog_cnt[2]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L75 is RESET_GEN:RESET_GEN|dog_cnt[2]~158
--operation mode is arithmetic

D1L75 = CARRY(D1_dog_cnt[2] & (!D1L55));


--D1_dog_cnt[4] is RESET_GEN:RESET_GEN|dog_cnt[4]
--operation mode is arithmetic

D1_dog_cnt[4]_carry_eqn = D1L95;
D1_dog_cnt[4]_lut_out = D1_dog_cnt[4] $ (!D1_dog_cnt[4]_carry_eqn);
D1_dog_cnt[4] = DFFEAS(D1_dog_cnt[4]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );

--D1L16 is RESET_GEN:RESET_GEN|dog_cnt[4]~162
--operation mode is arithmetic

D1L16 = CARRY(D1_dog_cnt[4] & (!D1L95));


--D1_dog_cnt[7] is RESET_GEN:RESET_GEN|dog_cnt[7]
--operation mode is normal

D1_dog_cnt[7]_carry_eqn = D1L56;
D1_dog_cnt[7]_lut_out = D1_dog_cnt[7] $ (D1_dog_cnt[7]_carry_eqn);
D1_dog_cnt[7] = DFFEAS(D1_dog_cnt[7]_lut_out, D1_count[24], !D1_dog_reset, , , , , D1L47, );


--C1_ot_count[5] is parallel_interface:Parallel_interface|ot_count[5]
--operation mode is arithmetic

C1_ot_count[5]_carry_eqn = C1L131;
C1_ot_count[5]_lut_out = C1_ot_count[5] $ (C1_ot_count[5]_carry_eqn);
C1_ot_count[5] = DFFEAS(C1_ot_count[5]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L331 is parallel_interface:Parallel_interface|ot_count[5]~819
--operation mode is arithmetic

C1L331 = CARRY(!C1L131 # !C1_ot_count[5]);


--C1_ot_count[2] is parallel_interface:Parallel_interface|ot_count[2]
--operation mode is arithmetic

C1_ot_count[2]_carry_eqn = C1L521;
C1_ot_count[2]_lut_out = C1_ot_count[2] $ (!C1_ot_count[2]_carry_eqn);
C1_ot_count[2] = DFFEAS(C1_ot_count[2]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L721 is parallel_interface:Parallel_interface|ot_count[2]~823
--operation mode is arithmetic

C1L721 = CARRY(C1_ot_count[2] & (!C1L521));


--C1_ot_count[3] is parallel_interface:Parallel_interface|ot_count[3]
--operation mode is arithmetic

C1_ot_count[3]_carry_eqn = C1L721;
C1_ot_count[3]_lut_out = C1_ot_count[3] $ (C1_ot_count[3]_carry_eqn);
C1_ot_count[3] = DFFEAS(C1_ot_count[3]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L921 is parallel_interface:Parallel_interface|ot_count[3]~827
--operation mode is arithmetic

C1L921 = CARRY(!C1L721 # !C1_ot_count[3]);


--C1_ot_count[7] is parallel_interface:Parallel_interface|ot_count[7]
--operation mode is normal

C1_ot_count[7]_carry_eqn = C1L531;
C1_ot_count[7]_lut_out = C1_ot_count[7] $ (C1_ot_count[7]_carry_eqn);
C1_ot_count[7] = DFFEAS(C1_ot_count[7]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );


--C1_ot_count[4] is parallel_interface:Parallel_interface|ot_count[4]
--operation mode is arithmetic

C1_ot_count[4]_carry_eqn = C1L921;
C1_ot_count[4]_lut_out = C1_ot_count[4] $ (!C1_ot_count[4]_carry_eqn);
C1_ot_count[4] = DFFEAS(C1_ot_count[4]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L131 is parallel_interface:Parallel_interface|ot_count[4]~835
--operation mode is arithmetic

C1L131 = CARRY(C1_ot_count[4] & (!C1L921));


--C1_ot_count[6] is parallel_interface:Parallel_interface|ot_count[6]
--operation mode is arithmetic

C1_ot_count[6]_carry_eqn = C1L331;
C1_ot_count[6]_lut_out = C1_ot_count[6] $ (!C1_ot_count[6]_carry_eqn);
C1_ot_count[6] = DFFEAS(C1_ot_count[6]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L531 is parallel_interface:Parallel_interface|ot_count[6]~839
--operation mode is arithmetic

C1L531 = CARRY(C1_ot_count[6] & (!C1L331));


--C1_ot_count[0] is parallel_interface:Parallel_interface|ot_count[0]
--operation mode is arithmetic

C1_ot_count[0]_lut_out = !C1_ot_count[0];
C1_ot_count[0] = DFFEAS(C1_ot_count[0]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L111 is parallel_interface:Parallel_interface|ot_count[0]~843
--operation mode is arithmetic

C1L111 = CARRY(C1_ot_count[0]);


--C1_ot_count[1] is parallel_interface:Parallel_interface|ot_count[1]
--operation mode is arithmetic

C1_ot_count[1]_carry_eqn = C1L111;
C1_ot_count[1]_lut_out = C1_ot_count[1] $ (C1_ot_count[1]_carry_eqn);
C1_ot_count[1] = DFFEAS(C1_ot_count[1]_lut_out, pci_clk, reset_n, , C1L602, , , C1L321, );

--C1L521 is parallel_interface:Parallel_interface|ot_count[1]~847
--operation mode is arithmetic

C1L521 = CARRY(!C1L111 # !C1_ot_count[1]);


--D1_count[21] is RESET_GEN:RESET_GEN|count[21]
--operation mode is arithmetic

D1_count[21]_carry_eqn = D1L34;
D1_count[21]_lut_out = D1_count[21] $ (D1_count[21]_carry_eqn);
D1_count[21] = DFFEAS(D1_count[21]_lut_out, pci_clk, VCC, , , , , , );

--D1L54 is RESET_GEN:RESET_GEN|count[21]~184
--operation mode is arithmetic

D1L54 = CARRY(!D1L34 # !D1_count[21]);


--D1_count[23] is RESET_GEN:RESET_GEN|count[23]
--operation mode is arithmetic

D1_count[23]_carry_eqn = D1L74;
D1_count[23]_lut_out = D1_count[23] $ (D1_count[23]_carry_eqn);
D1_count[23] = DFFEAS(D1_count[23]_lut_out, pci_clk, VCC, , , , , , );

--D1L94 is RESET_GEN:RESET_GEN|count[23]~188
--operation mode is arithmetic

D1L94 = CARRY(!D1L74 # !D1_count[23]);


--C1_rtc_counter[1] is parallel_interface:Parallel_interface|rtc_counter[1]
--operation mode is normal

C1_rtc_counter[1]_lut_out = C1_rtc_counter[0] $ C1_rtc_counter[1];
C1_rtc_counter[1] = DFFEAS(C1_rtc_counter[1]_lut_out, pci_clk, reset_n, , C1L402, , , !C1_cstate.IDLE, );


--C1_rtc_counter[3] is parallel_interface:Parallel_interface|rtc_counter[3]
--operation mode is normal

C1_rtc_counter[3]_lut_out = C1_rtc_counter[3] $ (C1_rtc_counter[2] & C1_rtc_counter[0] & C1_rtc_counter[1]);
C1_rtc_counter[3] = DFFEAS(C1_rtc_counter[3]_lut_out, pci_clk, reset_n, , C1L402, , , !C1_cstate.IDLE, );


--C1_rtc_counter[2] is parallel_interface:Parallel_interface|rtc_counter[2]
--operation mode is normal

C1_rtc_counter[2]_lut_out = C1_rtc_counter[2] $ (C1_rtc_counter[0] & (C1_rtc_counter[1]));
C1_rtc_counter[2] = DFFEAS(C1_rtc_counter[2]_lut_out, pci_clk, reset_n, , C1L402, , , !C1_cstate.IDLE, );


--G1_CLK_COUNT[6] is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[6]
--operation mode is arithmetic

G1_CLK_COUNT[6]_carry_eqn = G1L31;
G1_CLK_COUNT[6]_lut_out = G1_CLK_COUNT[6] $ (!G1_CLK_COUNT[6]_carry_eqn);
G1_CLK_COUNT[6] = DFFEAS(G1_CLK_COUNT[6]_lut_out, pci_clk, VCC, , , , , !reset_n, );

--G1L51 is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[6]~128
--operation mode is arithmetic

G1L51 = CARRY(G1_CLK_COUNT[6] & (!G1L31));


--H1_WR_START is fpga_misc:misc|IIC_SFP:IIC_SFP|WR_START
--operation mode is normal

H1_WR_START_lut_out = E1_SFPIIC_ACCESS_INIT # H1_WR_START_STATE.00;
H1_WR_START = DFFEAS(H1_WR_START_lut_out, pci_clk, VCC, , , , , !reset_n, );


--M1_TS_TURN_AR is pci_top:pci|pci_t32:pci_t32_inst|pcit32_t:trg|TS_TURN_AR
--operation mode is normal

M1_TS_TURN_AR = AMPP_FUNCTION(pci_clk, M1_TS_DISC, M1_TS_TURN_AR_d_lc1, reset_n, !pci_frame_n);


--M1_TS_ADR_VLD is pci_top:pci|pci_t32:pci_t32_inst|pcit32_t:trg|TS_ADR_VLD
--operation mode is normal

M1_TS_ADR_VLD = AMPP_FUNCTION(pci_clk, P1L481, M1_cfg_type0_cyc, reset_n, M1_TS_IDLE_NOT);


--D1_count[20] is RESET_GEN:RESET_GEN|count[20]
--operation mode is arithmetic

D1_count[20]_carry_eqn = D1L14;
D1_count[20]_lut_out = D1_count[20] $ (!D1_count[20]_carry_eqn);
D1_count[20] = DFFEAS(D1_count[20]_lut_out, pci_clk, VCC, , , , , , );

--D1L34 is RESET_GEN:RESET_GEN|count[20]~192
--operation mode is arithmetic

D1L34 = CARRY(D1_count[20] & (!D1L14));


--G1_CLK_COUNT[5] is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[5]
--operation mode is arithmetic

G1_CLK_COUNT[5]_carry_eqn = G1L11;
G1_CLK_COUNT[5]_lut_out = G1_CLK_COUNT[5] $ (G1_CLK_COUNT[5]_carry_eqn);
G1_CLK_COUNT[5] = DFFEAS(G1_CLK_COUNT[5]_lut_out, pci_clk, VCC, , , , , !reset_n, );

--G1L31 is fpga_misc:misc|IIC_RS232:IIC_RS232|CLK_COUNT[5]~132
--operation mode is arithmetic

G1L31 = CARRY(!G1L11 # !G1_CLK_COUNT[5]);


--E1_SFPIIC_ACCESS_INIT is fpga_misc:misc|SFPIIC_ACCESS_INIT
--operation mode is normal

E1_SFPIIC_ACCESS_INIT_lut_out = E1_SFPIIC_ACCESS_INIT # !E1L633 & !M1_lt_dxfrn & M1L802;
E1_SFPIIC_ACCESS_INIT = DFFEAS(E1_SFPIIC_ACCESS_INIT_lut_out, pci_clk, reset_n, , , , , !E1_cstate.WRITE, );


--D1_count[19] is RESET_GEN:RESET_GEN|count[19]
--operation mode is arithmetic

D1_count[19]_carry_eqn = D1L93;
D1_count[19]_lut_out = D1_count[19] $ (D1_count[19]_carry_eqn);
D1_count[19] = DFFEAS(D1_count[19]_lut_out, pci_clk, VCC, , , , , , );

--D1L14 is RESET_GEN:RESET_GEN|count[19]~196