📄 fenji.v
字号:
//this module is the fenji ,if out is 1 fenji have problem,if out is 0 fenji have no problem
module fenji(
clk,
rst,
in,
out
);
input clk;
input rst;
input in;
output out;
reg out;
always @(posedge clk or negedge rst)
begin
if(!rst)
out<=1'b0;
else out<=in;
end
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -