top.map.summary

一些很好的FPGA设计实例

Analysis & Synthesis Status : Successful - Mon Oct 15 08:25:02 2007
Quartus II Version : 6.0 Build 178 04/27/2006 SJ Full Version
Revision Name : TOP
Top-level Entity Name : TOP
Family : MAX7000S
Total macrocells : 87
Total pins : 35