📄 odd_fren.map.rpt
字号:
Analysis & Synthesis report for Odd_Fren
Wed Oct 01 09:38:49 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Analysis & Synthesis Source Files Read
5. Analysis & Synthesis Resource Usage Summary
6. Analysis & Synthesis Resource Utilization by Entity
7. Source assignments for Top-level Entity: |Odd_Fren
8. Analysis & Synthesis Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Oct 01 09:38:49 2008 ;
; Quartus II Version ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name ; Odd_Fren ;
; Top-level Entity Name ; Odd_Fren ;
; Family ; MAX7000S ;
; Total macrocells ; 6 ;
; Total pins ; 2 ;
+-----------------------------+------------------------------------------+
+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+----------------------------------------------------------------------+-----------------+---------------+
; Option ; Setting ; Default Value ;
+----------------------------------------------------------------------+-----------------+---------------+
; Device ; EPM7064SLC84-10 ; ;
; Top-level entity name ; Odd_Fren ; Odd_Fren ;
; Family name ; MAX7000S ; Stratix ;
; Use smart compilation ; Off ; Off ;
; Create Debugging Nodes for IP Cores ; Off ; Off ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; State Machine Processing ; Auto ; Auto ;
; Extract Verilog State Machines ; On ; On ;
; Extract VHDL State Machines ; On ; On ;
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Redundant Logic Cells ; Off ; Off ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Auto ; Auto ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Off ; Off ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A ; Speed ; Speed ;
; Allow XOR Gate Usage ; On ; On ;
; Auto Logic Cell Insertion ; On ; On ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4 ; 4 ;
; Auto Parallel Expanders ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Remove Duplicate Logic ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A ; 100 ; 100 ;
; Ignore translate_off and translate_on Synthesis Directives ; Off ; Off ;
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
; HDL message level ; Level2 ; Level2 ;
+----------------------------------------------------------------------+-----------------+---------------+
+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+-----------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------------+------------------------------+
; Odd_Fren.vhd ; yes ; User VHDL File ; C:/desk/f_div 3/Odd_Fren.vhd ;
+----------------------------------+-----------------+-----------------+------------------------------+
+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource ; Usage ;
+----------------------+----------------------+
; Logic cells ; 6 ;
; Total registers ; 6 ;
; I/O pins ; 2 ;
; Shareable expanders ; 2 ;
; Maximum fan-out node ; Clk ;
; Maximum fan-out ; 5 ;
; Total fan-out ; 22 ;
; Average fan-out ; 2.20 ;
+----------------------+----------------------+
+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
+----------------------------+------------+------+---------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ;
+----------------------------+------------+------+---------------------+
; |Odd_Fren ; 6 ; 2 ; |Odd_Fren ;
+----------------------------+------------+------+---------------------+
+----------------------------------------------------+
; Source assignments for Top-level Entity: |Odd_Fren ;
+----------------+-------+------+--------------------+
; Assignment ; Value ; From ; To ;
+----------------+-------+------+--------------------+
; POWER_UP_LEVEL ; Low ; - ; O_t ;
; POWER_UP_LEVEL ; Low ; - ; O_d[0] ;
; POWER_UP_LEVEL ; Low ; - ; O_d[1] ;
; POWER_UP_LEVEL ; Low ; - ; O_do ;
; POWER_UP_LEVEL ; Low ; - ; O_r[0] ;
; POWER_UP_LEVEL ; Low ; - ; O_r[1] ;
; POWER_UP_LEVEL ; Low ; - ; O_ro ;
+----------------+-------+------+--------------------+
+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
Info: Processing started: Wed Oct 01 09:38:48 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Odd_Fren -c Odd_Fren
Info: Found 4 design units, including 2 entities, in source file Odd_Fren.vhd
Info: Found design unit 1: Odd_Fren-bev
Info: Found design unit 2: tst_Odd_Fren-test
Info: Found entity 1: Odd_Fren
Info: Found entity 2: tst_Odd_Fren
Info: Elaborating entity "Odd_Fren" for the top level hierarchy
Info: Duplicate registers merged to single register
Info: Duplicate register "O_t" merged to single register "O~reg0", power-up level changed
Info: Duplicate register "O_r[1]" merged to single register "O_ro"
Info: Promoted pin-driven signal(s) to global signal
Info: Promoted clock signal driven by pin "Clk" to global clock signal
Info: Implemented 10 device resources after synthesis - the final resource count might be different
Info: Implemented 1 input pins
Info: Implemented 1 output pins
Info: Implemented 6 macrocells
Info: Implemented 2 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
Info: Processing ended: Wed Oct 01 09:38:49 2008
Info: Elapsed time: 00:00:01
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -