📄 clkdiv.map.rpt
字号:
Analysis & Synthesis report for clkdiv
Fri May 23 12:33:05 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Analysis & Synthesis Source Files Read
5. Analysis & Synthesis Resource Usage Summary
6. Analysis & Synthesis Resource Utilization by Entity
7. Parameter Settings for Inferred Entity Instance: lpm_counter:count_rtl_0
8. Analysis & Synthesis Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri May 23 12:33:05 2008 ;
; Quartus II Version ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name ; clkdiv ;
; Top-level Entity Name ; clkdiv ;
; Family ; MAX7000S ;
; Total macrocells ; 1 ;
; Total pins ; 2 ;
+-----------------------------+------------------------------------------+
+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+----------------------------------------------------------------------+-----------------+---------------+
; Option ; Setting ; Default Value ;
+----------------------------------------------------------------------+-----------------+---------------+
; Device ; EPM7064SLC84-10 ; ;
; Top-level entity name ; clkdiv ; clkdiv ;
; Family name ; MAX7000S ; Stratix ;
; Use smart compilation ; Off ; Off ;
; Create Debugging Nodes for IP Cores ; Off ; Off ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; State Machine Processing ; Auto ; Auto ;
; Extract Verilog State Machines ; On ; On ;
; Extract VHDL State Machines ; On ; On ;
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Redundant Logic Cells ; Off ; Off ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Auto ; Auto ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Off ; Off ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A ; Speed ; Speed ;
; Allow XOR Gate Usage ; On ; On ;
; Auto Logic Cell Insertion ; On ; On ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4 ; 4 ;
; Auto Parallel Expanders ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Remove Duplicate Logic ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A ; 100 ; 100 ;
; Ignore translate_off and translate_on Synthesis Directives ; Off ; Off ;
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
; HDL message level ; Level2 ; Level2 ;
+----------------------------------------------------------------------+-----------------+---------------+
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+
; clkdiv.vhd ; yes ; User VHDL File ; D:/整理资料/fpga/分频器/clkdiv.vhd ;
; lpm_counter.tdf ; yes ; Megafunction ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf ;
; lpm_constant.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc ;
; lpm_decode.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc ;
; lpm_add_sub.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc ;
; cmpconst.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc ;
; lpm_compare.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc ;
; lpm_counter.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc ;
; dffeea.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc ;
; alt_synch_counter.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc ;
; alt_synch_counter_f.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc ;
; alt_counter_stratix.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal60.inc ; yes ; Other ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+
+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+---------------------------------+
; Resource ; Usage ;
+----------------------+---------------------------------+
; Logic cells ; 1 ;
; Total registers ; 1 ;
; I/O pins ; 2 ;
; Maximum fan-out node ; lpm_counter:count_rtl_0|dffs[0] ;
; Maximum fan-out ; 1 ;
; Total fan-out ; 2 ;
; Average fan-out ; 0.67 ;
+----------------------+---------------------------------+
+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
+------------------------------+------------+------+---------------------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ;
+------------------------------+------------+------+---------------------------------+
; |clkdiv ; 1 ; 2 ; |clkdiv ;
; |lpm_counter:count_rtl_0| ; 1 ; 0 ; |clkdiv|lpm_counter:count_rtl_0 ;
+------------------------------+------------+------+---------------------------------+
+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:count_rtl_0 ;
+------------------------+-------------------+-----------------------------+
; Parameter Name ; Value ; Type ;
+------------------------+-------------------+-----------------------------+
; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
; LPM_WIDTH ; 4 ; Untyped ;
; LPM_DIRECTION ; UP ; Untyped ;
; LPM_MODULUS ; 0 ; Untyped ;
; LPM_AVALUE ; UNUSED ; Untyped ;
; LPM_SVALUE ; UNUSED ; Untyped ;
; LPM_PORT_UPDOWN ; PORT_CONNECTIVITY ; Untyped ;
; DEVICE_FAMILY ; MAX7000S ; Untyped ;
; CARRY_CHAIN ; MANUAL ; Untyped ;
; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN ; SMART ; Untyped ;
; LABWIDE_SCLR ; ON ; Untyped ;
; USE_NEW_VERSION ; TRUE ; Untyped ;
; CBXI_PARAMETER ; NOTHING ; Untyped ;
+------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
Info: Processing started: Fri May 23 12:33:00 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clkdiv -c clkdiv
Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd
Info: Found design unit 1: clkdiv-rtl
Info: Found entity 1: clkdiv
Info: Elaborating entity "clkdiv" for the top level hierarchy
Info: Inferred 1 megafunctions from design logic
Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "count[0]~4"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf
Info: Found entity 1: lpm_counter
Info: Elaborated megafunction instantiation "lpm_counter:count_rtl_0"
Info: Promoted pin-driven signal(s) to global signal
Info: Promoted clock signal driven by pin "clk" to global clock signal
Info: Implemented 3 device resources after synthesis - the final resource count might be different
Info: Implemented 1 input pins
Info: Implemented 1 output pins
Info: Implemented 1 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
Info: Processing ended: Fri May 23 12:33:05 2008
Info: Elapsed time: 00:00:06
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -