jishuqi.vhd

一些很好的FPGA设计实例

library ieee;
use ieee.std_logic_1164.all;
entiity jishuqi is
 port (clk, reset : in std_logic;