📄 cdu24.tan.rpt
字号:
; N/A ; 419.46 MHz ( period = 2.384 ns ) ; out2[2] ; out2[3] ; clk2 ; clk2 ; None ; None ; 2.218 ns ;
; N/A ; 420.88 MHz ( period = 2.376 ns ) ; out1[3] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.210 ns ;
; N/A ; 421.41 MHz ( period = 2.373 ns ) ; out1[3] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.207 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out1[0] ; clk2 ; clk2 ; None ; None ; 2.191 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[0] ; out2[1] ; clk2 ; clk2 ; None ; None ; 2.189 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out1[3] ; clk2 ; clk2 ; None ; None ; 2.189 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[0] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.188 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[0] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.185 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out2[0] ; clk2 ; clk2 ; None ; None ; 2.159 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out2[2] ; clk2 ; clk2 ; None ; None ; 2.159 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out2[3] ; clk2 ; clk2 ; None ; None ; 2.159 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out2[1] ; clk2 ; clk2 ; None ; None ; 2.159 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out2[2] ; clk2 ; clk2 ; None ; None ; 2.158 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[2] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.152 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[2] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.149 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[0] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.115 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[0] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.112 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out2[1] ; clk2 ; clk2 ; None ; None ; 2.098 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out1[0] ; clk2 ; clk2 ; None ; None ; 2.073 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out1[3] ; clk2 ; clk2 ; None ; None ; 2.071 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out2[0] ; clk2 ; clk2 ; None ; None ; 2.059 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[1] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.058 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[1] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.055 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out1[2] ; clk2 ; clk2 ; None ; None ; 2.024 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; out1[1] ; clk2 ; clk2 ; None ; None ; 2.021 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[2] ; out2[0] ; clk2 ; clk2 ; None ; None ; 1.949 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[1] ; out2[0] ; clk2 ; clk2 ; None ; None ; 1.941 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[3] ; out2[0] ; clk2 ; clk2 ; None ; None ; 1.906 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out1[2] ; clk2 ; clk2 ; None ; None ; 1.906 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; out1[1] ; clk2 ; clk2 ; None ; None ; 1.903 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[0] ; out2[0] ; clk2 ; clk2 ; None ; None ; 1.809 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[0] ; cay ; clk2 ; clk2 ; None ; None ; 1.283 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[1] ; cay ; clk2 ; clk2 ; None ; None ; 1.193 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[3] ; cay ; clk2 ; clk2 ; None ; None ; 1.072 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out2[2] ; cay ; clk2 ; clk2 ; None ; None ; 0.972 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[2] ; cay ; clk2 ; clk2 ; None ; None ; 0.850 ns ;
; N/A ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; out1[3] ; cay ; clk2 ; clk2 ; None ; None ; 0.849 ns ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
+------------------------------------------------------------------+
; tco ;
+-------+--------------+------------+---------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+---------+-------+------------+
; N/A ; None ; 12.559 ns ; cay ; co ; clk2 ;
; N/A ; None ; 12.496 ns ; cay ; co ; sa ;
; N/A ; None ; 12.381 ns ; out2[2] ; mm[2] ; clk2 ;
; N/A ; None ; 12.318 ns ; out2[2] ; mm[2] ; sa ;
; N/A ; None ; 12.229 ns ; cay ; co ; clk1 ;
; N/A ; None ; 12.051 ns ; out2[2] ; mm[2] ; clk1 ;
; N/A ; None ; 11.811 ns ; out2[1] ; mm[1] ; clk2 ;
; N/A ; None ; 11.748 ns ; out2[1] ; mm[1] ; sa ;
; N/A ; None ; 11.746 ns ; out2[0] ; mm[0] ; clk2 ;
; N/A ; None ; 11.683 ns ; out2[0] ; mm[0] ; sa ;
; N/A ; None ; 11.578 ns ; out2[3] ; mm[3] ; clk2 ;
; N/A ; None ; 11.515 ns ; out2[3] ; mm[3] ; sa ;
; N/A ; None ; 11.481 ns ; out2[1] ; mm[1] ; clk1 ;
; N/A ; None ; 11.416 ns ; out2[0] ; mm[0] ; clk1 ;
; N/A ; None ; 11.248 ns ; out2[3] ; mm[3] ; clk1 ;
+-------+--------------+------------+---------+-------+------------+
+---------------------------------------------------------+
; tpd ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A ; None ; 10.071 ns ; sa ; co ;
+-------+-------------------+-----------------+------+----+
+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
Info: Processing started: Wed Oct 10 22:47:13 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cdu24 -c cdu24 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
Info: Assuming node "clk1" is an undefined clock
Info: Assuming node "sa" is an undefined clock
Info: Assuming node "clk2" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
Info: Detected gated clock "clk~7" as buffer
Info: Clock "clk1" has Internal fmax of 383.58 MHz between source register "out1[1]" and destination register "out2[3]" (period= 2.607 ns)
Info: + Longest register to register delay is 2.441 ns
Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y18_N8; Fanout = 4; REG Node = 'out1[1]'
Info: 2: + IC(0.398 ns) + CELL(0.366 ns) = 0.764 ns; Loc. = LC_X9_Y18_N6; Fanout = 1; COMB Node = 'process0~54'
Info: 3: + IC(0.324 ns) + CELL(0.075 ns) = 1.163 ns; Loc. = LC_X9_Y18_N5; Fanout = 4; COMB Node = 'process0~1'
Info: 4: + IC(0.320 ns) + CELL(0.341 ns) = 1.824 ns; Loc. = LC_X9_Y18_N1; Fanout = 2; COMB Node = 'out2[0]~52COUT1_57'
Info: 5: + IC(0.000 ns) + CELL(0.060 ns) = 1.884 ns; Loc. = LC_X9_Y18_N2; Fanout = 2; COMB Node = 'out2[1]~53COUT1'
Info: 6: + IC(0.000 ns) + CELL(0.060 ns) = 1.944 ns; Loc. = LC_X9_Y18_N3; Fanout = 1; COMB Node = 'out2[2]~54COUT1_58'
Info: 7: + IC(0.000 ns) + CELL(0.497 ns) = 2.441 ns; Loc. = LC_X9_Y18_N4; Fanout = 4; REG Node = 'out2[3]'
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -