📄 ch01.2.htm
字号:
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 1.2 Design Flow</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH01.htm">Chapter start</A> ] [ <A HREF="CH01.1.htm">Previous page</A> ] [ <A HREF="CH01.3.htm">Next page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=25111">
</A>
1.2 Design Flow</H1>
<P CLASS="BodyAfterHead">
<A NAME="pgfId=25121">
</A>
Figure 1.10 shows the sequence of steps to design an ASIC; we call this a <SPAN CLASS="Definition">
design flow</SPAN>
. The steps are listed below (numbered to correspond to the labels in Figure 1.10) with a brief description of the function of each step.</P>
<TABLE>
<TR>
<TD ROWSPAN="1" COLSPAN="1">
<P CLASS="TableFigure">
<A NAME="pgfId=25128">
</A>
<IMG SRC="CH01-10.gif" ALIGN="BASELINE">
</P>
</TD>
</TR>
<TR>
<TD ROWSPAN="1" COLSPAN="1">
<P CLASS="TableFigureTitle">
<A NAME="pgfId=25131">
</A>
FIGURE 1.10 ASIC design flow. </P>
</TD>
</TR>
</TABLE>
<OL>
<LI CLASS="NumberFirst">
<A NAME="pgfId=25566">
</A>
<SPAN CLASS="Emphasis">
Design entry.</SPAN>
Enter the design into an ASIC design system, either using a <SPAN CLASS="Definition">
hardware description language</SPAN>
(<SPAN CLASS="Definition">
HDL</SPAN>
) or <SPAN CLASS="Emphasis">
schematic entry</SPAN>
.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25567">
</A>
<SPAN CLASS="Emphasis">
Logic synthesis.</SPAN>
Use an HDL (VHDL or Verilog) and a logic synthesis tool to produce a <SPAN CLASS="Definition">
netlist</SPAN>
—a description of the logic cells and their connections.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25568">
</A>
<SPAN CLASS="Emphasis">
System partitioning.</SPAN>
Divide a large system into ASIC-sized pieces.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25571">
</A>
<SPAN CLASS="Emphasis">
Prelayout simulation.</SPAN>
Check to see if the design functions correctly.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25572">
</A>
<SPAN CLASS="Emphasis">
Floorplanning.</SPAN>
Arrange the blocks of the netlist on the chip.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25573">
</A>
<SPAN CLASS="Emphasis">
Placement.</SPAN>
Decide the locations of cells in a block.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25574">
</A>
<SPAN CLASS="Emphasis">
Routing.</SPAN>
Make the connections between cells and blocks.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25575">
</A>
<SPAN CLASS="Emphasis">
Extraction.</SPAN>
Determine the resistance and capacitance of the interconnect.</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=25576">
</A>
<SPAN CLASS="Emphasis">
Postlayout simulation.</SPAN>
Check to see the design still works with the added loads of the interconnect.</LI>
</OL>
<P CLASS="Body">
<A NAME="pgfId=26920">
</A>
Steps 1–4 are part of <SPAN CLASS="Definition">
logical design</SPAN>
, and steps 5–9 are part of <SPAN CLASS="Definition">
physical design</SPAN>
. There is some overlap. For example, system partitioning might be considered as either logical or physical design. To put it another way, when we are performing system partitioning we have to consider both logical and physical factors. Chapters 9–14 of this book is largely about logical design and Chapters 15–17 largely about physical design.</P>
<HR><P>[ <A HREF="CH01.htm">Chapter start</A> ] [ <A HREF="CH01.1.htm">Previous page</A> ] [ <A HREF="CH01.3.htm">Next page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -