📄 ch15.a.htm
字号:
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 15.10 Bibliography</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH15.htm">Chapter start</A> ] [ <A HREF="CH15.9.htm">Previous page</A> ] [ <A HREF="CH15.b.htm">Next page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=184908">
</A>
15.10 <A NAME="22862">
</A>
<A NAME="26586">
</A>
Bibliography</H1>
<P CLASS="BodyAfterHead">
<A NAME="pgfId=184912">
</A>
Many of the references in the bibliography in Chapter 1 are also sources for information on the physical design of ASICs. The European Conference on Design Automation is known as EuroDAC (TK7867.E93, ISBN and cataloging varies with year). Another European conference, EuroASIC, was absorbed by EuroDAC (TK7874.6.E88, ISSN 1066-1409 and ISSN 1064-5322, cataloging varies).</P>
<P CLASS="Body">
<A NAME="pgfId=184914">
</A>
Preas and Lorenzetti’s book [<A NAME="Preas88">
</A>
1988] contains an overview chapter on partitioning and placement. To dig a little deeper see the review article by Goto and Matsud [1986]. If you want to explore further the detailed workings of partitioning algorithms, Sherwani’s book [<A NAME="Sherwani93">
</A>
1993] catalogs physical design algorithms, including those for partitioning. To learn more about simulated annealing see Sechen’s book [<A NAME="Sechen88">
</A>
1988]. Partitioning is an important part of high-level synthesis, and the book by Gajski et al. [<A NAME="Gajski, 1992">
</A>
1992] contains a chapter on partitioning for allocation and scheduling as well as system partitioning—including a description of clustering methods, which are not well covered elsewhere.This book describes <A NAME="marker=192314">
</A>
SpecSyn, a tool that allows you to enter a design using a behavioral description with a graphical tool. SpecSyn can then partition the design given area, timing, and cost specifications. System partitioning at the behavioral level (<A NAME="marker=184922">
</A>
architectural partitioning) is an area of current research (see [<A NAME="Lagnese91">
</A>
Lagnese and Thomas, 1991] for a description of the <A NAME="marker=184924">
</A>
APARTY system). This means we partition a design based on a hardware design language rather than a schematic or other physical description. Papers published in the <SPAN CLASS="BookTitle">
Proceedings of the Design Automation Conference</SPAN>
(DAC) and articles in the <SPAN CLASS="BookTitle">
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</SPAN>
form a point at which to start working back through the recent research literature on system partitioning, an example is [<A NAME="Kucukcakar91">
</A>
Kucukcakar and Parker, 1991].</P>
<P CLASS="Body">
<A NAME="pgfId=184926">
</A>
The <SPAN CLASS="BookTitle">
Proceedings of the 32nd Design Automation Conference</SPAN>
(1995) describe a special session on the design of the Sun Microsystems UltraSPARC-I (albeit from more of a systems perspective), which forms an interesting comparison to the SPARCstation 1 and SPARCstation 10 designs.</P>
<HR><P>[ <A HREF="CH15.htm">Chapter start</A> ] [ <A HREF="CH15.9.htm">Previous page</A> ] [ <A HREF="CH15.b.htm">Next page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -