ch07.4.htm
来自「介绍asci设计的一本书」· HTM 代码 · 共 66 行
HTM
66 行
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 7.4 Altera MAX 5000 and 7000</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH07.htm">Chapter start</A> ] [ <A HREF="CH07.3.htm">Previous page</A> ] [ <A HREF="CH07.5.htm">Next page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=1640">
</A>
7.4 <A NAME="22278">
</A>
Altera MAX 5000 and 7000</H1>
<P CLASS="BodyAfterHead">
<A NAME="pgfId=29305">
</A>
Altera MAX 5000 devices (except the EPM5032, which has only one LAB) and all MAX 7000 devices use a <A NAME="marker=29306">
</A>
<SPAN CLASS="Definition">
Programmable Interconnect Array </SPAN>
(<A NAME="marker=29307">
</A>
<SPAN CLASS="Definition">
PIA</SPAN>
<A NAME="marker=29308">
</A>
), shown in <A HREF="CH07.4.htm#24579" CLASS="XRef">
Figure 7.8</A>
. The PIA is a cross-point switch for logic signals traveling between LABs. The advantages of this architecture (which uses a fixed number of connections) over programmable interconnection schemes (which use a variable number of connections) is the fixed routing delay. An additional benefit of the simpler nature of a large regular interconnect structure is the simplification and improved speed of the placement and routing software.</P>
<TABLE>
<TR>
<TD ROWSPAN="1" COLSPAN="1">
<P CLASS="TableFigure">
<A NAME="pgfId=30613">
</A>
</P>
<DIV>
<IMG SRC="CH07-9.gif">
</DIV>
</TD>
</TR>
<TR>
<TD ROWSPAN="1" COLSPAN="1">
<P CLASS="TableFigureTitle">
<A NAME="pgfId=30616">
</A>
FIGURE 7.8 <A NAME="24579">
</A>
A simplified block diagram of the Altera MAX interconnect scheme. (a) The PIA (Programmable Interconnect Array) is deterministic—delay is independent of the path length. (b) Each LAB (Logic Array Block) contains a programmable AND array. (c) Interconnect timing within a LAB is also fixed.</P>
</TD>
</TR>
</TABLE>
<P CLASS="Body">
<A NAME="pgfId=29317">
</A>
<A HREF="CH07.4.htm#24579" CLASS="XRef">
Figure 7.8</A>
(a) illustrates that the delay between any two LABs, t<SUB CLASS="Subscript">
PIA</SUB>
, is fixed. The delay between LAB1 and LAB2 (which are adjacent) is the same as the delay between LAB1 and LAB6 (on opposite corners of the die). It may seem rather strange to slow down all connections to the speed of the longest possible connection—a large penalty to pay to achieve a deterministic architecture. However, it gives Altera the opportunity to highly optimize all of the connections since they are completely fixed.</P>
<HR><P>[ <A HREF="CH07.htm">Chapter start</A> ] [ <A HREF="CH07.3.htm">Previous page</A> ] [ <A HREF="CH07.5.htm">Next page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?