ch08.4.htm

来自「介绍asci设计的一本书」· HTM 代码 · 共 41 行

HTM
41
字号
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">

<HTML>

<HEAD>

<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">



<TITLE> 8.4&nbsp;Summary</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->



<DIV>

<P>[&nbsp;<A HREF="CH08.htm">Chapter&nbsp;start</A>&nbsp;]&nbsp;[&nbsp;<A HREF="CH08.3.htm">Previous&nbsp;page</A>&nbsp;]&nbsp;[&nbsp;<A HREF="CH08.5.htm">Next&nbsp;page</A>&nbsp;]</P><!--#include file="AmazonAsic.html"--><HR></DIV>

<H1 CLASS="Heading1">

<A NAME="pgfId=20288">

 </A>

8.4&nbsp;<A NAME="14760">

 </A>

Summary</H1>

<P CLASS="BodyAfterHead">

<A NAME="pgfId=19571">

 </A>

The important concepts covered in this chapter are:</P>

<UL>

<LI CLASS="BulletFirst">

<A NAME="pgfId=4973">

 </A>

FPGA design flow: design entry, simulation, physical design, and programming</LI>

<LI CLASS="BulletList">

<A NAME="pgfId=21179">

 </A>

Schematic entry, hardware design languages, logic synthesis</LI>

<LI CLASS="BulletList">

<A NAME="pgfId=21184">

 </A>

PALASM as a common low-level hardware description</LI>

<LI CLASS="BulletLast">

<A NAME="pgfId=21185">

 </A>

EDIF, Verilog, and VHDL as vendor-independent netlist standards</LI>

</UL>

<HR><P>[&nbsp;<A HREF="CH08.htm">Chapter&nbsp;start</A>&nbsp;]&nbsp;[&nbsp;<A HREF="CH08.3.htm">Previous&nbsp;page</A>&nbsp;]&nbsp;[&nbsp;<A HREF="CH08.5.htm">Next&nbsp;page</A>&nbsp;]</P></BODY>



<!--#include file="Copyright.html"--><!--#include file="footer.html"-->

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?