ch12.10.htm
来自「介绍asci设计的一本书」· HTM 代码 · 共 173 行
HTM
173 行
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 12.16 References</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH12.htm">Chapter start</A> ] [ <A HREF="CH12.f.htm">Previous page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=277957">
</A>
12.16 <A NAME="10442">
</A>
References</H1>
<P CLASS="Reference">
<A NAME="pgfId=394540">
</A>
Airiau, R., J.-M. Berge, and V. Olive. 1994. <SPAN CLASS="BookTitle">
Circuit Synthesis with VHDL.</SPAN>
Boston, 221 p. ISBN 0792394291. TK7885.7.A37. </P>
<P CLASS="Reference">
<A NAME="pgfId=394544">
</A>
Ashar, P. et al. 1992. <SPAN CLASS="BookTitle">
Sequential Logic Synthesis.</SPAN>
Norwell, MA: Kluwer, 225 p. ISBN 0-7923-9187-X. TK7868.L6.A84. </P>
<P CLASS="Reference">
<A NAME="pgfId=394340">
</A>
Birtwistle, G., and P. A. Subrahmanyam (Ed.). 1988. <SPAN CLASS="BookTitle">
VLSI Specification, Verification, and Synthesis.</SPAN>
Boston: Kluwer, 404 p. ISBN 0898382467. TK7874.V564. A collection of papers presented at a workshop held in Calgary, Canada, Jan. 1987. </P>
<P CLASS="Reference">
<A NAME="pgfId=277959">
</A>
Brayton, R. K. 1984. <SPAN CLASS="BookTitle">
Logic Minimization Algorithms for VLSI Synthesis.</SPAN>
Boston: Kluwer, 193 p. ISBN 0-89838-164-9. TK7868.L6L626. Includes an extensive bibliography. A complete description of espresso, the basis of virtually all commercial logic-synthesis tools. Difficult to read at first, but an excellent and clear description of the development of the algorithms used for two-level logic minimization. </P>
<P CLASS="Reference">
<A NAME="pgfId=395275">
</A>
Brayton, R. K., G. D. Hachtel, and A. L. Sangiovanni-Vincentelli. 1990. “Multilevel logic synthesis.” <SPAN CLASS="BookTitle">
Proceedings of the IEEE,</SPAN>
Vol. 78, no. 2, pp. 264–300. </P>
<P CLASS="Reference">
<A NAME="pgfId=394417">
</A>
Camposano, R., and W. Wolf (Ed.). 1991. <SPAN CLASS="BookTitle">
High-level VLSI Synthesis.</SPAN>
Boston: Kluwer, 390 p. ISBN 0792391594. TK7874.H5243. </P>
<P CLASS="Reference">
<A NAME="pgfId=394365">
</A>
De Micheli, G. 1994. <SPAN CLASS="BookTitle">
Synthesis and Optimization of Digital Circuits.</SPAN>
New York: McGraw-Hill, 579 p. ISBN 0070163332. TK7874.65.D4. </P>
<P CLASS="Reference">
<A NAME="pgfId=277960">
</A>
Dutton, R. W. (Ed.). 1991. <SPAN CLASS="BookTitle">
VLSI Logic Synthesis and Design.</SPAN>
IOS Press. ISBN 905199046-4. </P>
<P CLASS="Reference">
<A NAME="pgfId=277961">
</A>
Edwards, M. D. 1992. <SPAN CLASS="BookTitle">
Automated Logic Synthesis Techniques for Digital Systems.</SPAN>
New York: McGraw-Hill, 186 p. ISBN 0-07-019417-3. TK7874.6.E34. Also Macmillan Press, Basingstoke, England, 1992. Includes an introduction to logic minimization and synthesis, and the topic of synthesis and testing. </P>
<P CLASS="Reference">
<A NAME="pgfId=394462">
</A>
Gebotys, C. H., and M. I. Elmasry. 1992. <SPAN CLASS="BookTitle">
Optimal VLSI Architectural Synthesis: Area, Performance, and Testability.</SPAN>
Boston, 289 p. ISBN 079239223X. QA76.9.A73.G42. </P>
<P CLASS="Reference">
<A NAME="pgfId=394205">
</A>
Hachtel, G. D., and F. Somenzi. 1996. <SPAN CLASS="BookTitle">
Logic Synthesis and Verification Algorithms.</SPAN>
Boston: Kluwer, 564 p. ISBN 0792397460. TK7874.75.H33.16 pages of references. </P>
<P CLASS="Reference">
<A NAME="pgfId=394626">
</A>
Knapp, D. W. 1996. <SPAN CLASS="BookTitle">
Behavioral Synthesis: Digital System Design using the Synopsys Behavioral Compiler.</SPAN>
Upper Saddle River, NJ: Prentice-Hall, 231 p. ISBN 0-13-569252-0. A description of the Synopsys software. Includes the following code examples: FIR and IIR filters; Inverse Discrete Cosine Transform; random logic for a <A NAME="marker=394655">
</A>
Data Encryption Standard (<A NAME="marker=394656">
</A>
DES<A NAME="marker=394657">
</A>
) ASIC; and a packet router. Appendix A contains a description of the details of creating DesignWare components. Appendix B describes the subsets of VHDL and Verilog that are understood by the Synopsys compiler. Includes a diskette containing the code from the book. </P>
<P CLASS="Reference">
<A NAME="pgfId=277962">
</A>
Kurup, P., and T. Abbasi. 1995. <SPAN CLASS="BookTitle">
Logic Synthesis Using Synopsys.</SPAN>
Boston: Kluwer, 304 p. ISBN 0-7923-9582-4. TK7874.6.K87. Hints, tips, and problems with Synopsys synthesis tools. Synopsys has a technical support site on the World Wide Web for registered users of their tools. See also 2nd ed., 1997 ISBN 079239786X. </P>
<P CLASS="Reference">
<A NAME="pgfId=394523">
</A>
Lavagno, L., and A. Sangiovanni-Vincentelli. 1993. <SPAN CLASS="BookTitle">
Algorithms for Synthesis and Testing of Asynchronous Circuits.</SPAN>
Boston: Kluwer, 339 p. ISBN 0792393643. TK7888.4 .L38. </P>
<P CLASS="Reference">
<A NAME="pgfId=277963">
</A>
McCluskey, E. J. 1965. Introduction to the<SPAN CLASS="BookTitle">
Theory of Switching Circuits.</SPAN>
New York: McGraw-Hill, 318 p. TK7888.3.M25. </P>
<P CLASS="Reference">
<A NAME="pgfId=394483">
</A>
Michel, P., U. Lauther, and P. Duzy (Ed.). 1992. <SPAN CLASS="BookTitle">
The Synthesis Approach to Digital System Design</SPAN>
. Norwell: Kluwer, 415 p. ISBN 0792391993. TK7868.D5.S96. Includes 30 pages of references. </P>
<P CLASS="Reference">
<A NAME="pgfId=394135">
</A>
Murgai, R., et al. 1995. <SPAN CLASS="BookTitle">
Logic Synthesis for Field-Programmable Gate Arrays.</SPAN>
Boston: Kluwer, 427 p. ISBN 0-7923-9596-4. TK7895.G36M87. </P>
<P CLASS="Reference">
<A NAME="pgfId=394304">
</A>
Romdhane, M. S. B., V. K. Madisetti, and J. W. Hines. 1996. <SPAN CLASS="BookTitle">
Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis.</SPAN>
Boston: Kluwer, 180 p. ISBN 0792397444. TK7874.6.R66. Includes 6 pages of references. </P>
<P CLASS="Reference">
<A NAME="pgfId=394234">
</A>
Rushton, A. 1995. <SPAN CLASS="BookTitle">
VHDL for Logic Synthesis: An Introductory Guide for Achieving Design Requirements.</SPAN>
New York: McGraw-Hill, 254 p. ISBN 0077090926. TK7885.7.R87. </P>
<P CLASS="Reference">
<A NAME="pgfId=394139">
</A>
Sasao, T. (Ed.). 1993. <SPAN CLASS="BookTitle">
Logic Synthesis and Optimization.</SPAN>
Boston: Kluwer. ISBN 0-7923-9308-2. TK7868.L6 L627. Papers from the International Symposium on Logic Synthesis and Microprocessor Architecture, Iizuka, Japan, July 1992. </P>
<P CLASS="Reference">
<A NAME="pgfId=394212">
</A>
Saucier, G. 1995. <SPAN CLASS="BookTitle">
Logic and Architecture Synthesis.</SPAN>
New York: Chapman & Hall. ISBN 0412726904. Not cataloged by the Library of Congress at the time of this book's publication.</P>
<P CLASS="Reference">
<A NAME="pgfId=394393">
</A>
Thomas, D. E., et al. 1990. <SPAN CLASS="BookTitle">
Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench.</SPAN>
Boston: Kluwer. ISBN 0792390539. TK7874.A418. </P>
<P CLASS="Reference">
<A NAME="pgfId=394170">
</A>
Villa, T., et al. 1997. <SPAN CLASS="BookTitle">
Synthesis of Finite State Machines: Logic Optimization.</SPAN>
Boston: Kluwer. ISBN 0792398920. TK7868.L6.S944. In Library of Congress catalog, but was not available at the time of this book’s publication. </P>
<P CLASS="Reference">
<A NAME="pgfId=394437">
</A>
Walker, R. A., and R. Camposano (Ed.). 1991. <SPAN CLASS="BookTitle">
A Survey of High-Level Synthesis Systems.</SPAN>
Boston: Kluwer, 182 p. ISBN 0792391586. TK7874.S857. </P>
<P CLASS="Reference">
<A NAME="pgfId=394438">
</A>
</P>
<HR><P>[ <A HREF="CH12.htm">Chapter start</A> ] [ <A HREF="CH12.f.htm">Previous page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?