📄 ch16.5.htm
字号:
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 16.5 Summary</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH16.htm">Chapter start</A> ] [ <A HREF="CH16.4.htm">Previous page</A> ] [ <A HREF="CH16.6.htm">Next page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=26408">
</A>
16.5 <A NAME="40728">
</A>
Summary</H1>
<P CLASS="BodyAfterHead">
<A NAME="pgfId=2192">
</A>
Floorplanning follows the system partitioning step and is the first step in arranging circuit blocks on an ASIC. There are many factors to be considered during floorplanning: minimizing connection length and signal delay between blocks; arranging fixed blocks and reshaping flexible blocks to occupy the minimum die area; organizing the interconnect areas between blocks; planning the power, clock, and I/O distribution. The handling of some of these factors may be automated using CAD tools, but many still need to be dealt with by hand. Placement follows the floorplanning step and is more automated. It consists of organizing an array of logic cells within a flexible block. The criterion for optimization may be minimum interconnect area, minimum total interconnect length, or performance. There are two main types of placement algorithms: based on min-cut or eigenvector methods. Because interconnect delay in a submicron CMOS process dominates logic-cell delay, planning of interconnect will become more and more important. Instead of completing synthesis before starting floorplanning and placement, we will have to use synthesis and floorplanning/placement tools together to achieve an accurate estimate of timing.</P>
<P CLASS="Body">
<A NAME="pgfId=81244">
</A>
The key points of this chapter are:</P>
<UL>
<LI CLASS="BulletFirst">
<A NAME="pgfId=81245">
</A>
Interconnect delay now dominates gate delay.</LI>
<LI CLASS="BulletList">
<A NAME="pgfId=81248">
</A>
Floorplanning is a mapping between logical and physical design.</LI>
<LI CLASS="BulletList">
<A NAME="pgfId=81249">
</A>
Floorplanning is the center of ASIC design operations for all types of ASIC.</LI>
<LI CLASS="BulletList">
<A NAME="pgfId=81251">
</A>
Timing-driven floorplanning is becoming an essential ASIC design tool.</LI>
<LI CLASS="BulletList">
<A NAME="pgfId=81250">
</A>
Placement is now an automated function.</LI>
</UL>
<HR><P>[ <A HREF="CH16.htm">Chapter start</A> ] [ <A HREF="CH16.4.htm">Previous page</A> ] [ <A HREF="CH16.6.htm">Next page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -