ch03.c.htm
来自「介绍asci设计的一本书」· HTM 代码 · 共 75 行
HTM
75 行
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 3.12 References</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH03.htm">Chapter start</A> ] [ <A HREF="CH03.b.htm">Previous page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=211386">
</A>
3.12 <A NAME="10930">
</A>
References</H1>
<P CLASS="Reference">
<A NAME="pgfId=7942">
</A>
Chen, J. Y. 1990. <SPAN CLASS="BookTitle">
CMOS Devices and Technology for VLSI.</SPAN>
Englewood Cliffs, NJ: Prentice-Hall, 348 p. ISBN 0-13-138082-6. TK7874.C523.</P>
<P CLASS="Reference">
<A NAME="pgfId=92785">
</A>
Diaz, C. H., et al. 1995. <SPAN CLASS="BookTitle">
Modeling of Electrical Overstress in Integrated Circuits.</SPAN>
Norwell, MA: Kluwer Academic, 148 p. ISBN 0-7923-9505-0. TK7874.D498. Includes 101 references. Good introduction to ESD problems and models. Most of the book deals with thermal analysis and thermal stress modeling.</P>
<P CLASS="Reference">
<A NAME="pgfId=211246">
</A>
Haskard, M. R., and I. C. May. 1988. <SPAN CLASS="BookTitle">
Analog VLSI Design: nMOS and CMOS.</SPAN>
Englewood Cliffs, NJ: Prentice-Hall, 243 p. ISBN 0-13-032640-2. TK7874.H392.</P>
<P CLASS="Reference">
<A NAME="pgfId=7957">
</A>
Mukherjee, A. 1986.<SPAN CLASS="BookTitle">
Introduction to nMOS and CMOS VLSI Systems Design.</SPAN>
Englewood Cliffs, NJ: Prentice-Hall, 370 p. ISBN 0-13-490947-X. TK7874.M86.</P>
<P CLASS="Reference">
<A NAME="pgfId=92843">
</A>
Sutherland, I. E., and R. F. Sproull. 1991. “Logical effort: designing for speed on the back of an envelope.” In <SPAN CLASS="BookTitle">
Proceedings of the Advanced Research in VLSI,</SPAN>
Santa Cruz, CA, pp. 1–16. This reference may be hard to find, but similar treatments (without the terminology of logical effort) are given in Mead and Conway, or Weste and Eshraghian.</P>
<P CLASS="Reference">
<A NAME="pgfId=7964">
</A>
Trontelj, J., et al. 1989. <SPAN CLASS="BookTitle">
Analog Digital ASIC Design.</SPAN>
New York: McGraw-Hill, 249 p. ISBN 0-07-707300-2. TK7874.T76.</P>
<P CLASS="Reference">
<A NAME="pgfId=7952">
</A>
Uyemura, J. P. 1992. <SPAN CLASS="BookTitle">
Circuit Design for CMOS VLSI.</SPAN>
Boston: Kluwer Academic Publishers, 450 p. ISBN 0-7923-9184-5. TK7874.U93. See also: J. P. Uyemura, <SPAN CLASS="BookTitle">
Fundamentals of MOS Digital Integrated Circuits,</SPAN>
Reading, MA: Addison-Wesley, 1988, 624 p. ISBN 0-201-13318-0. TK7874.U94. Reference for basic circuit equations related to NMOS and CMOS logic design.</P>
<P CLASS="Reference">
<A NAME="pgfId=105422">
</A>
Wakerly, J. F. 1994. <SPAN CLASS="BookTitle">
Digital Design: Principles and Practices.</SPAN>
2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 840 p. ISBN 0-13-211459-3. TK7874.65.W34. Introduction to logic design covering: binary arithmetic, CMOS and TTL, combinational logic, PLDs, sequential logic, memory, and the IEEE standard logic symbols.</P>
<P CLASS="Reference">
<A NAME="pgfId=106221">
</A>
Weste, N. H. E., and K. Eshraghian. 1993. <SPAN CLASS="BookTitle">
Principles of CMOS VLSI Design: A Systems Perspective</SPAN>
. 2nd ed. Reading, MA: Addison-Wesley, 713 p. ISBN 0-201-53376-6. TK7874.W46. See also the first edition of this book.</P>
<HR><P>[ <A HREF="CH03.htm">Chapter start</A> ] [ <A HREF="CH03.b.htm">Previous page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?