📄 ch04.6.htm
字号:
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML EXPERIMENTAL 970324//EN">
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter">
<TITLE> 4.6 PREP Benchmarks</TITLE></HEAD><!--#include file="top.html"--><!--#include file="header.html"-->
<DIV>
<P>[ <A HREF="CH04.htm">Chapter start</A> ] [ <A HREF="CH04.5.htm">Previous page</A> ] [ <A HREF="CH04.7.htm">Next page</A> ]</P><!--#include file="AmazonAsic.html"--><HR></DIV>
<H1 CLASS="Heading1">
<A NAME="pgfId=20582">
</A>
4.6 <A NAME="38045">
</A>
PREP Benchmarks</H1>
<P CLASS="BodyAfterHead">
<A NAME="pgfId=20586">
</A>
Which type of FPGA is best? This is an impossible question to answer. The <SPAN CLASS="Definition">
Programmable Electronics Performance Company</SPAN>
<A NAME="marker=20583">
</A>
(<A NAME="marker=20584">
</A>
<SPAN CLASS="Definition">
PREP</SPAN>
<A NAME="marker=20585">
</A>
) is a nonprofit organization that organized a series of benchmarks for programmable ASICs. The nine PREP benchmark circuits in the version 1.3 suite are:</P>
<OL>
<LI CLASS="NumberFirst">
<A NAME="pgfId=20588">
</A>
An 8-bit datapath consisting of 4:1 MUX, register, and shift-register</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20589">
</A>
An 8-bit timer–counter consisting of two registers, a 4:1 MUX, a counter and a comparator</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20590">
</A>
A small state machine (8 states, 8 inputs, and 8 outputs)</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20591">
</A>
A larger state machine (16 states, 8 inputs, and 8 outputs)</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20592">
</A>
An ALU consisting of a 4<SPAN CLASS="Symbol">
¥ </SPAN>
4 multiplier, an 8-bit adder, and an 8-bit register</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20593">
</A>
A 16-bit accumulator</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20594">
</A>
A 16-bit counter with synchronous load and enable</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20595">
</A>
A 16-bit prescaled counter with load and enable</LI>
<LI CLASS="NumberList">
<A NAME="pgfId=20596">
</A>
A 16-bit address decoder</LI>
</OL>
<P CLASS="Body">
<A NAME="pgfId=21928">
</A>
The data for these benchmarks is archived at <SPAN CLASS="URL">
<A HREF="http://www.prep.org" CLASS="URL">
http://www.prep.org</A>
</SPAN>
. PREP’s online information includes Verilog and VHDL source code and test benches (provided by Synplicity) as well as additional synthesis benchmarks including a bit-slice processor, multiplier, and R4000 MIPS RISC microprocessor. </P>
<P CLASS="Body">
<A NAME="pgfId=24503">
</A>
One problem with the FPGA benchmark suite is that the examples are small, allowing FPGA vendors to replicate multiple instances of the same circuit on an FPGA. This does not reflect the way an FPGA is used in practice. Another problem is that the FPGA vendors badly misused the results. PREP made the data available in a spreadsheet form and thus inadvertently challenged the marketing department of each FPGA vendor to find a way that company could claim to win the benchmarks (usually by manipulating the data using a complicated weighting scheme). The PREP benchmarks do demonstrate the large variation in performance between different FPGA architectures that results from differences in the type and mix of logic. This shows that designers should be careful in evaluating others’ results and performing their own experiments.</P>
<HR><P>[ <A HREF="CH04.htm">Chapter start</A> ] [ <A HREF="CH04.5.htm">Previous page</A> ] [ <A HREF="CH04.7.htm">Next page</A> ]</P></BODY>
<!--#include file="Copyright.html"--><!--#include file="footer.html"-->
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -