hvalues.v

来自「Altare公司训练新人的练习题下载.rar FPGA/CPLD」· Verilog 代码 · 共 49 行

// Copyright (C) 1988-1998 Altera Corporation
// Any megafunction design, and related net list (encrypted or decrypted),
// support information, device programming or simulation file, and any other
// associated documentation or information provided by Altera or a partner
// under Altera's Megafunction Partnership Program may be used only to
// program PLD devices (but not masked PLD devices) from Altera.  Any other
// use of such megafunction design, net list, support information, device
// programming or simulation file, or any other related documentation or
// information is prohibited for any other purpose, including, but not
// limited to modification, reverse engineering, de-compiling, or use with
// any other silicon devices, unless such use is explicitly licensed under
// a separate agreement with Altera or a megafunction partner.  Title to
// the intellectual property, including patents, copyrights, trademarks,
// trade secrets, or maskworks, embodied in any such megafunction design,
// net list, support information, device programming or simulation file, or
// any other related documentation or information provided by Altera or a
// megafunction partner, remains with Altera, the megafunction partner, or
// their respective licensors.  No other licenses, including any licenses
// needed under any third party's intellectual property, are provided herein.

// Quartus generated file.
// Created on Fri Jan 29 16:51:22 1999

//  Module Declaration
module hvalues
(
	// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
	sel, h
	// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration

	// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	input [1:0] sel;
	output [2:0] h;
	// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!

    reg [2:0]h;

always @(sel)
case (sel)
       	2'b 00 : h = 3'b 111;
       	2'b 01 : h = 3'b 101;
       	2'b 10 : h = 3'b 011;
       	2'b 11 : h = 3'b 001;
endcase 

endmodule