📄 jcnt1.v
字号:
// XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
// SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR
// XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION
// AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION
// OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS
// IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
// AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
// FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY
// WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
// IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
// REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
// INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
// FOR A PARTICULAR PURPOSE.
//
// (c) Copyright 2004 Xilinx, Inc.
// All rights reserved.
//
/*
-------------------------------------------------------------------------------
-- Title : Two bit Johnson counter with synchronous reset
-- Project : XUP Virtex-II Pro Demonstration System
-------------------------------------------------------------------------------
-- File : jcnt1.v
-- Company : Xilinx Inc
-- Created : 2001/03/15
-- Last update: 2001/03/15
-- Copyright : (c) Xilinx Inc 1999, 2000
-------------------------------------------------------------------------------
-- Uses :
-------------------------------------------------------------------------------
-- Used by : onewire_master.v
-------------------------------------------------------------------------------
-- Description: Two bit Johnson counter with synchronous reset
-------------------------------------------------------------------------------
*/
module JCNT1 (clk,reset,en,q);
input clk;
input reset;
input en;
output [1:0] q;
reg [1:0] q;
always @ (posedge clk) begin
if (reset) begin
q[1:0] <= 2'b00;
end
else if (en) begin
q[1] <= q[0] ;
q[0] <= !q[1];
end
end
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -