zz.mti verilog.txt

这是arm7处理器的verilog全代码

`timescale 10 ns/1 ns

module test;
   reg set;
   parameter p=1.6;
initial
   begin
    $ monitor($ time,,"set=",set);
    # p set=0;
    # p set=1;
   end
endmodule