__projnav.log

dsp下载器cpld程序 感兴趣的朋友可以下来

Generating Stamp model files hpi_epp.mod, hpi_epp.data ...
hpi_epp.mod has been created.
hpi_epp.data has been created.

Completed process "Generate Timing".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    hpi_epp.vhd
Scanning    hpi_epp.vhd
Writing hpi_epp.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    hpi_epp.vhd
Scanning    hpi_epp.vhd
Writing hpi_epp.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/程序/myepp4_21/hpi_epp.vhd in Library work.
Entity <count16> (Architecture <count16_arch>) compiled.
Entity <latchl> (Architecture <latchl_arch>) compiled.
Entity <latchh> (Architecture <latchh_arch>) compiled.
Entity <read> (Architecture <read_arch>) compiled.
Entity <rwcontrol> (Architecture <rwcontrol_arch>) compiled.
Entity <hpi_epp> (Architecture <hpi_epp_arch>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <hpi_epp> (Architecture <hpi_epp_arch>).
INFO:Xst:1304 - Contents of register <hd> in unit <hpi_epp> never changes during circuit operation. The register is replaced by logic.
Entity <hpi_epp> analyzed. Unit <hpi_epp> generated.

Analyzing Entity <rwcontrol> (Architecture <rwcontrol_arch>).
Entity <rwcontrol> analyzed. Unit <rwcontrol> generated.

Analyzing Entity <count16> (Architecture <count16_arch>).
Entity <count16> analyzed. Unit <count16> generated.

Analyzing Entity <latchh> (Architecture <latchh_arch>).
WARNING:Xst:819 - E:/程序/myepp4_21/hpi_epp.vhd line 112: The following signals are missing in the process sensitivity list:
   oe.
Entity <latchh> analyzed. Unit <latchh> generated.

Analyzing Entity <latchl> (Architecture <latchl_arch>).
Entity <latchl> analyzed. Unit <latchl> generated.

Analyzing Entity <read> (Architecture <read_arch>).
WARNING:Xst:819 - E:/程序/myepp4_21/hpi_epp.vhd line 151: The following signals are missing in the process sensitivity list:
   nastrb.
Entity <read> analyzed. Unit <read> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <read>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 16-bit tristate buffer for signal <dataout>.
    Found 16-bit register for signal <Mtridata_dataout> created at line 158.
WARNING:Xst:647 - Input <q0> is never used.
WARNING:Xst:647 - Input <oe> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <read> synthesized.


Synthesizing Unit <latchl>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 8-bit tristate buffer for signal <q>.
    Found 8-bit register for signal <Mtridata_qint> created at line 80.
    Found 8-bit tristate buffer for signal <qint>.
    Summary:
	inferred  16 Tristate(s).
Unit <latchl> synthesized.


Synthesizing Unit <latchh>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 8-bit tristate buffer for signal <q>.
    Found 8-bit register for signal <Mtridata_qint> created at line 116.
    Found 8-bit tristate buffer for signal <qint>.
    Summary:
	inferred  16 Tristate(s).
Unit <latchh> synthesized.


Synthesizing Unit <count16>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 1-bit register for signal <q0>.
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 4-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <count16> synthesized.


Synthesizing Unit <rwcontrol>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 1-bit register for signal <rwselect>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rwcontrol> synthesized.


Synthesizing Unit <hpi_epp>.
    Related source file is E:/程序/myepp4_21/hpi_epp.vhd.
    Found 8-bit tristate buffer for signal <pd>.
    Found 16-bit tristate buffer for signal <hd>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 Tristate(s).
Unit <hpi_epp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  16-bit register                  : 1
  8-bit register                   : 2
  1-bit register                   : 5
# Counters                         : 1
  4-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1
# Tristates                        : 7
  16-bit tristate buffer           : 2
  8-bit tristate buffer            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/xilinx/xc9500xl/data/lib.xst" Consulted
Library "C:/xilinx/data/librtl.xst" Consulted
WARNING:Xst:1348 - Unit latchl is merged (output interface has tristates)
WARNING:Xst:1348 - Unit latchh is merged (output interface has tristates)
WARNING:Xst:1348 - Unit read is merged (output interface has tristates)

Optimizing unit <hpi_epp> ...
  implementation constraint: iob	 : bufferread_Mtridata_dataout<7>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<7>
  implementation constraint: iob	 : latch1_Mtridata_qint<7>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<7>
  implementation constraint: iob	 : latch1_Mtridata_qint<6>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<6>
  implementation constraint: iob	 : latch1_Mtridata_qint<5>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<5>
  implementation constraint: iob	 : latch1_Mtridata_qint<4>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<4>
  implementation constraint: iob	 : latch1_Mtridata_qint<3>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<3>
  implementation constraint: iob	 : latch1_Mtridata_qint<2>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<2>
  implementation constraint: iob	 : latch1_Mtridata_qint<1>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<1>
  implementation constraint: iob	 : latch1_Mtridata_qint<0>
  implementation constraint: KEEP	 : latch1_Mtridata_qint<0>
  implementation constraint: iob	 : latch0_Mtridata_qint<7>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<7>
  implementation constraint: iob	 : latch0_Mtridata_qint<6>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<6>
  implementation constraint: iob	 : latch0_Mtridata_qint<5>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<5>
  implementation constraint: iob	 : latch0_Mtridata_qint<4>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<4>
  implementation constraint: iob	 : latch0_Mtridata_qint<3>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<3>
  implementation constraint: iob	 : latch0_Mtridata_qint<2>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<2>
  implementation constraint: iob	 : latch0_Mtridata_qint<1>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<1>
  implementation constraint: iob	 : latch0_Mtridata_qint<0>
  implementation constraint: KEEP	 : latch0_Mtridata_qint<0>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<5>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<5>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<3>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<3>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<4>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<4>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<6>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<6>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<0>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<0>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<1>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<1>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<2>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<2>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<15>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<15>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<14>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<14>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<13>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<13>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<12>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<12>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<11>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<11>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<10>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<10>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<9>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<9>
  implementation constraint: iob	 : bufferread_Mtridata_dataout<8>
  implementation constraint: KEEP	 : bufferread_Mtridata_dataout<8>

Optimizing unit <rwcontrol> ...

Optimizing unit <count16> ...

Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 5.2i - ngdbuild F.28
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc myepp.ucf -p xc9500xl hpi_epp.ngc
hpi_epp.ngd 

Reading NGO file "E:/程序/myepp4_21/hpi_epp.ngc" ...
Reading component libraries for design expansion...
INFO:NgdBuild:782 - output buffer 'hhwil_obuf' driving design level port 'hhwil'
   is being pushed into module 'cnt1' to enable I/O register usage.
INFO:NgdBuild:782 - output buffer 'hcntl0_obuf' driving design level port
   'hcntl0' is being pushed into module 'cnt1' to enable I/O register usage.
INFO:NgdBuild:782 - output buffer 'hcntl1_obuf' driving design level port
   'hcntl1' is being pushed into module 'cnt1' to enable I/O register usage.

Annotating constraints to design from file "myepp.ucf" ...
INFO:NgdBuild:738 - A case sensitive search for the INST, PAD, or NET element
   referred to by a constraint entry in 'myepp.ucf' that accompanies this design
   has failed, while a case insensitive search is in progress. The result of the
   case insensitive search will be used, but messages will accompany each and
   every use of a case insensitive result. Constraints are case sensitive with
   respect to user-specified identifiers, which includes names of logic elements
   in a design.
INFO:NgdBuild:740 - Line 302 in 'myepp.ucf': Found case insensitive match for
   NET name 'nDstrb'. NET is 'ndstrb'.
INFO:NgdBuild:740 - Line 303 in 'myepp.ucf': Found case insensitive match for
   NET name 'nAstrb'. NET is 'nastrb'.
INFO:NgdBuild:740 - Line 304 in 'myepp.ucf': Found case insensitive match for
   NET name 'nWrite'. NET is 'nwrite'.
INFO:NgdBuild:740 - Line 305 in 'myepp.ucf': Found case insensitive match for
   NET name 'PD<0>'. NET is 'pd<0>'.
INFO:NgdBuild:740 - Line 306 in 'myepp.ucf': Found case insensitive match for
   NET name 'PD<1>'. NET is 'pd<1>'.
INFO:NgdBuild:740 - Line 307 in 'myepp.ucf': Found case insensitive match for
   NET name 'PD<2>'. NET is 'pd<2>'.
INFO:NgdBuild:740 - Line 308 in 'myepp.ucf': Found case insensitive match for
   NET name 'PD<3>'. NET is 'pd<3>'.
INFO:NgdBuild:740 - Line 309 in 'myepp.ucf': Found case insensitive match for