hour1.syr

EDA课程设计（带完整设计报告）

Release 6.2i - xst G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: hour1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : hour1.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : hour1
Output Format                      : NGC
Target Device                      : xc2s50e-6-pq208

---- Source Options
Top Module Name                    : hour1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hour1.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/vhdl/shuzizhong/shuzizhong/hour1.vhdl in Library work.
Architecture a of Entity hour1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hour1> (Architecture <a>).
INFO:Xst:1739 - HDL ADVISOR - f:/vhdl/shuzizhong/shuzizhong/hour1.vhdl line 8: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - f:/vhdl/shuzizhong/shuzizhong/hour1.vhdl line 8: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <hour1> analyzed. Unit <hour1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hour1>.
    Related source file is f:/vhdl/shuzizhong/shuzizhong/hour1.vhdl.
    Found 4-bit register for signal <Hou1>.
    Found 4-bit up counter for signal <hou2>.
    Found 4-bit adder for signal <$n0009> created at line 28.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <hour1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Counters                         : 1
 4-bit up counter                  : 1
# Registers                        : 1
 4-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hour1> ...
Loading device for application Xst from file '2s50e.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hour1, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hour1.ngr
Top Level Output File Name         : hour1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 10

Macro Statistics :
# Registers                        : 1
#      4-bit register              : 1
# Counters                         : 1
#      4-bit up counter            : 1
# Adders/Subtractors               : 1
#      4-bit adder                 : 1

Cell Usage :
# BELS                             : 32
#      GND                         : 1
#      LUT1                        : 3
#      LUT1_L                      : 2
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 3
#      LUT4_D                      : 1
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 8
#      FDC                         : 4
#      FDCPE                       : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50epq208-6 

 Number of Slices:                      11  out of    768     1%  
 Number of Slice Flip Flops:             8  out of   1536     0%  
 Number of 4 input LUTs:                16  out of   1536     1%  
 Number of bonded IOBs:                  9  out of    146     6%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkh                               | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.928ns (Maximum Frequency: 112.007MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.314ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clkh'
Delay:               8.928ns (Levels of Logic = 4)
  Source:            Hou1_0 (FF)
  Destination:       Hou1_2 (FF)
  Source Clock:      clkh rising
  Destination Clock: clkh rising

  Data Path: Hou1_0 to Hou1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.992   1.720  Hou1_0 (Hou1_0)
     LUT4:I0->O            2   0.468   1.150  _n00038 (CHOICE40)
     LUT2_D:I0->O          2   0.468   1.150  _n000321 (_n0003)
     LUT4_D:I3->O          3   0.468   1.320  _n0010 (_n0010)
     LUT2_L:I0->LO         1   0.468   0.000  _n0002<0>1 (_n0002<0>)
     FDC:D                     0.724          Hou1_0
    ----------------------------------------
    Total                      8.928ns (3.588ns logic, 5.340ns route)
                                       (40.2% logic, 59.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkh'
Offset:              7.314ns (Levels of Logic = 1)
  Source:            Hou1_2 (FF)
  Destination:       Hou1<2> (PAD)
  Source Clock:      clkh rising

  Data Path: Hou1_2 to Hou1<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.992   1.720  Hou1_2 (Hou1_2)
     OBUF:I->O                 4.602          Hou1_2_OBUF (Hou1<2>)
    ----------------------------------------
    Total                      7.314ns (5.594ns logic, 1.720ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
CPU : 1.16 / 1.67 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 56836 kilobytes