full_featured.tan.rpt

来自「一个毕业设计」· RPT 代码 · 共 203 行 · 第 1/5 页

Timing Analyzer report for full_featured
Tue Apr 27 23:41:56 2004
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Timing Analyzer Summary
  4. Clock Settings Summary
  5. Clock Setup: 'connector_pll:inst2|altpll:altpll_component|_clk0'
  6. Clock Setup: 'connector_pll:inst2|altpll:altpll_component|_clk1'
  7. Clock Setup: 'PLD_CLOCKINPUT[1]'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Minimum tco
 14. Minimum tpd
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the