📄 rs6000.opt
字号:
; Options for the rs6000 port of the compiler;; Copyright (C) 2005 Free Software Foundation, Inc.; Contributed by Aldy Hernandez <aldy@quesejoda.com>.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 2, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public; License for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING. If not, write to the Free; Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA; 02110-1301, USA.mpowerTarget Report RejectNegative Mask(POWER)Use POWER instruction setmno-powerTarget Report RejectNegativeDo not use POWER instruction setmpower2Target Report Mask(POWER2)Use POWER2 instruction setmpowerpcTarget Report RejectNegative Mask(POWERPC)Use PowerPC instruction setmno-powerpcTarget Report RejectNegativeDo not use PowerPC instruction setmpowerpc64Target Report Mask(POWERPC64)Use PowerPC-64 instruction setmpowerpc-gpoptTarget Report Mask(PPC_GPOPT)Use PowerPC General Purpose group optional instructionsmpowerpc-gfxoptTarget Report Mask(PPC_GFXOPT)Use PowerPC Graphics group optional instructionsmmfcrfTarget Report Mask(MFCRF)Use PowerPC V2.01 single field mfcr instructionmpopcntbTarget Report Mask(POPCNTB)Use PowerPC V2.02 popcntb instructionmfprndTarget Report Mask(FPRND)Use PowerPC V2.02 floating point rounding instructionsmaltivecTarget Report Mask(ALTIVEC)Use AltiVec instructionsmmultipleTarget Report Mask(MULTIPLE)Generate load/store multiple instructionsmstringTarget Report Mask(STRING)Generate string instructions for block movesmnew-mnemonicsTarget Report RejectNegative Mask(NEW_MNEMONICS)Use new mnemonics for PowerPC architecturemold-mnemonicsTarget Report RejectNegative InverseMask(NEW_MNEMONICS)Use old mnemonics for PowerPC architecturemsoft-floatTarget Report RejectNegative Mask(SOFT_FLOAT)Do not use hardware floating pointmhard-floatTarget Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)Use hardware floating pointmno-updateTarget Report RejectNegative Mask(NO_UPDATE)Do not generate load/store with update instructionsmupdateTarget Report RejectNegative InverseMask(NO_UPDATE, UPDATE)Generate load/store with update instructionsmno-fused-maddTarget Report RejectNegative Mask(NO_FUSED_MADD)Do not generate fused multiply/add instructionsmfused-maddTarget Report RejectNegative InverseMask(NO_FUSED_MADD, FUSED_MADD)Generate fused multiply/add instructionsmsched-prologTarget Report Mask(SCHED_PROLOG)Schedule the start and end of the proceduremsched-epilogTarget Undocumented Mask(SCHED_PROLOG) MaskExistsmaix-struct-returnTarget Report RejectNegative Var(aix_struct_return)Return all structures in memory (AIX default)msvr4-struct-returnTarget Report RejectNegative Var(aix_struct_return,0) VarExistsReturn small structures in registers (SVR4 default)mxl-compatTarget Report Var(TARGET_XL_COMPAT)Conform more closely to IBM XLC semanticsmswdivTarget Report Var(swdiv)Generate software floating point divide for better throughputmno-fp-in-tocTarget Report RejectNegative Mask(NO_FP_IN_TOC)Do not place floating point constants in TOCmfp-in-tocTarget Report RejectNegative InverseMask(NO_FP_IN_TOC)Place floating point constants in TOCmno-sum-in-tocTarget RejectNegative Mask(NO_SUM_IN_TOC)Do not place symbol+offset constants in TOCmsum-in-tocTarget RejectNegative InverseMask(NO_SUM_IN_TOC)Place symbol+offset constants in TOC; Output only one TOC entry per module. Normally linking fails if; there are more than 16K unique variables/constants in an executable. With; this option, linking fails only if there are more than 16K modules, or; if there are more than 16K unique variables/constant in a single module.;; This is at the cost of having 2 extra loads and one extra store per; function, and one less allocable register.mminimal-tocTarget Report Mask(MINIMAL_TOC)Use only one TOC entry per proceduremfull-tocTarget ReportPut everything in the regular TOCmvrsaveTarget Report Var(TARGET_ALTIVEC_VRSAVE)Generate VRSAVE instructions when generating AltiVec codemvrsave=Target RejectNegative Joined-mvrsave=yes/no Deprecated option. Use -mvrsave/-mno-vrsave insteadmiselTarget Var(rs6000_isel)Generate isel instructionsmisel=Target RejectNegative Joined-misel=yes/no Deprecated option. Use -misel/-mno-isel insteadmspeTarget Var(rs6000_spe)Generate SPE SIMD instructions on E500mspe=Target RejectNegative Joined-mspe=yes/no Deprecated option. Use -mspe/-mno-spe insteadmdebug=Target RejectNegative Joined-mdebug= Enable debug outputmabi=Target RejectNegative Joined-mabi= Specify ABI to usemcpu=Target RejectNegative Joined-mcpu= Use features of and schedule code for given CPUmtune=Target RejectNegative Joined-mtune= Schedule code for given CPUmtraceback=Target RejectNegative Joined-mtraceback= Select full, part, or no traceback tablemlongcallTarget Report Var(rs6000_default_long_calls)Avoid all range limits on call instructionsmwarn-altivec-longTarget Var(rs6000_warn_altivec_long) Init(1)Warn about deprecated 'vector long ...' AltiVec type usagemfloat-gprs=Target RejectNegative Joined-mfloat-gprs= Select GPR floating point methodmlong-double-Target RejectNegative Joined UInteger-mlong-double-<n> Specify size of long double (64 or 128 bits)msched-costly-dep=Target RejectNegative Joined Determine which dependences between insns are considered costlyminsert-sched-nops=Target RejectNegative JoinedSpecify which post scheduling nop insertion scheme to applymalign-Target RejectNegative JoinedSpecify alignment of structure fields default/naturalmprioritize-restricted-insns=Target RejectNegative Joined UInteger Var(rs6000_sched_restricted_insns_priority)Specify scheduling priority for dispatch slot restricted insns
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -