⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 sh.opt

📁 linux下编程用 编译软件
💻 OPT
字号:
; Options for the SH port of the compiler.; Copyright (C) 2005 Free Software Foundation, Inc.;; This file is part of GCC.;; GCC is free software; you can redistribute it and/or modify it under; the terms of the GNU General Public License as published by the Free; Software Foundation; either version 2, or (at your option) any later; version.;; GCC is distributed in the hope that it will be useful, but WITHOUT ANY; WARRANTY; without even the implied warranty of MERCHANTABILITY or; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License; for more details.;; You should have received a copy of the GNU General Public License; along with GCC; see the file COPYING.  If not, write to the Free; Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA; 02110-1301, USA.;; Used for various architecture options.Mask(SH_E);; Set if the default precision of th FPU is single.Mask(FPU_SINGLE);; Set if we should generate code using type 2A insns.Mask(HARD_SH2A);; Set if we should generate code using type 2A DF insns.Mask(HARD_SH2A_DOUBLE);; Set if compiling for SH4 hardware (to be used for insn costs etc.)Mask(HARD_SH4);; Set if we should generate code for a SH5 CPU (either ISA).Mask(SH5);; Set if we should save all target registers.Mask(SAVE_ALL_TARGET_REGS)m1Target RejectNegative Mask(SH1) Condition(SUPPORT_SH1)Generate SH1 codem2Target RejectNegative Mask(SH2) Condition(SUPPORT_SH2)Generate SH2 codem2aTarget RejectNegative Condition(SUPPORT_SH2A)Generate SH2a codem2a-nofpuTarget RejectNegative Condition(SUPPORT_SH2A_NOFPU)Generate SH2a FPU-less codem2a-singleTarget RejectNegative Condition (SUPPORT_SH2A_SINGLE)Generate default single-precision SH2a codem2a-single-onlyTarget RejectNegative Condition (SUPPORT_SH2A_SINGLE_ONLY)Generate only single-precision SH2a codem2eTarget RejectNegative Condition(SUPPORT_SH2E)Generate SH2e codem3Target RejectNegative Mask(SH3) Condition(SUPPORT_SH3)Generate SH3 codem3eTarget RejectNegative Condition(SUPPORT_SH3E)Generate SH3e codem4Target RejectNegative Mask(SH4) Condition(SUPPORT_SH4)Generate SH4 codem4-nofpuTarget RejectNegative Condition(SUPPORT_SH4_NOFPU)Generate SH4 FPU-less codem4-singleTarget RejectNegative Condition(SUPPORT_SH4_SINGLE)Generate default single-precision SH4 codem4-single-onlyTarget RejectNegative Condition(SUPPORT_SH4_SINGLE_ONLY)Generate only single-precision SH4 codem4aTarget RejectNegative Mask(SH4A) Condition(SUPPORT_SH4A)Generate SH4a codem4a-nofpuTarget RejectNegative Condition(SUPPORT_SH4A_NOFPU)Generate SH4a FPU-less codem4a-singleTarget RejectNegative Condition(SUPPORT_SH4A_SINGLE)Generate default single-precision SH4a codem4a-single-onlyTarget RejectNegative Condition(SUPPORT_SH4A_SINGLE_ONLY)Generate only single-precision SH4a codem4alTarget RejectNegative Condition(SUPPORT_SH4AL)Generate SH4al-dsp codem5-32mediaTarget RejectNegative Condition(SUPPORT_SH5_32MEDIA)Generate 32-bit SHmedia codem5-32media-nofpuTarget RejectNegative Condition(SUPPORT_SH5_32MEDIA_NOFPU)Generate 32-bit FPU-less SHmedia codem5-64mediaTarget RejectNegative Condition(SUPPORT_SH5_64MEDIA)Generate 64-bit SHmedia codem5-64media-nofpuTarget RejectNegative Condition(SUPPORT_SH5_64MEDIA_NOFPU)Generate 64-bit FPU-less SHmedia codem5-compactTarget RejectNegative Condition(SUPPORT_SH5_32MEDIA)Generate SHcompact codem5-compact-nofpuTarget RejectNegative Condition(SUPPORT_SH5_32MEDIA_NOFPU)Generate FPU-less SHcompact codemadjust-unrollTarget Report Mask(ADJUST_UNROLL) Condition(SUPPORT_ANY_SH5)Throttle unrolling to avoid thrashing target registers unless the unroll benefit outweighs thismbTarget Report RejectNegative InverseMask(LITTLE_ENDIAN)Generate code in big endian modembigtableTarget Report RejectNegative Mask(BIGTABLE)Generate 32-bit offsets in switch tablesmcut2-workaroundTarget RejectNegative Var(TARGET_SH5_CUT2_WORKAROUND)Enable SH5 cut2 workaroundmdalignTarget Report RejectNegative Mask(ALIGN_DOUBLE)Align doubles at 64-bit boundariesmdiv=Target RejectNegative Joined Var(sh_div_str) Init("")Division strategy, one of: call, call2, fp, inv, inv:minlat, inv20u, inv20l, inv:call, inv:call2, inv:fpmdivsi3_libfunc=Target RejectNegative Joined Var(sh_divsi3_libfunc) Init("")Specify name for 32 bit signed division functionmfmovdTarget RejectNegative Mask(FMOVD) Undocumentedmgettrcost=Target RejectNegative Joined UInteger Var(sh_gettrcost) Init(-1)Cost to assume for gettr insnmhitachiTarget Report RejectNegative Mask(HITACHI)Follow Renesas (formerly Hitachi) / SuperH calling conventionsmieeeTarget Report Mask(IEEE)Increase the IEEE compliance for floating-point codemindexed-addressingTarget Report Mask(ALLOW_INDEXED_ADDRESS) Condition(SUPPORT_ANY_SH5_32MEDIA)Enable the use of the indexed addressing mode for SHmedia32/SHcompactminvalid-symbolsTarget Report Mask(INVALID_SYMBOLS) Condition(SUPPORT_ANY_SH5)Assume symbols might be invalidmisizeTarget Report RejectNegative Mask(DUMPISIZE)Annotate assembler instructions with estimated addressesmlTarget Report RejectNegative Mask(LITTLE_ENDIAN)Generate code in little endian modemnomacsaveTarget Report RejectNegative Mask(NOMACSAVE)Mark MAC register as call-clobbered;; ??? This option is not useful, but is retained in case there are people;; who are still relying on it.  It may be deleted in the future.mpadstructTarget Report RejectNegative Mask(PADSTRUCT)Make structs a multiple of 4 bytes (warning: ABI altered)mprefergotTarget Report RejectNegative Mask(PREFERGOT)Emit function-calls using global offset table when generating PICmpt-fixedTarget Report Mask(PT_FIXED) Condition(SUPPORT_ANY_SH5)Assume pt* instructions won't trapmrelaxTarget Report RejectNegative Mask(RELAX)Shorten address references during linkingmrenesasTarget Mask(HITACHI) MaskExistsFollow Renesas (formerly Hitachi) / SuperH calling conventionsmspaceTarget Report RejectNegative Mask(SMALLCODE)Deprecated. Use -Os insteadmultcost=Target RejectNegative Joined UInteger Var(sh_multcost) Init(-1)Cost to assume for a multiply insnmusermodeTarget Report RejectNegative Mask(USERMODE)Generate library function call to invalidate instruction cache entries after fixing trampoline

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -