📄 csl_mcbsphal.h
字号:
) #define _MCBSP_SRGR_FGET(N,FIELD)\ _PER_FGET(_MCBSP_SRGR##N##_ADDR,MCBSP,SRGR,##FIELD) #define _MCBSP_SRGR_FSET(N,FIELD,field)\ _PER_FSET(_MCBSP_SRGR##N##_ADDR,MCBSP,SRGR,##FIELD,field) #define _MCBSP_SRGR_FSETS(N,FIELD,SYM)\ _PER_FSETS(_MCBSP_SRGR##N##_ADDR,MCBSP,SRGR,##FIELD,##SYM) #define _MCBSP_SRGR0_FGET(FIELD) _MCBSP_SRGR_FGET(0,##FIELD) #define _MCBSP_SRGR1_FGET(FIELD) _MCBSP_SRGR_FGET(1,##FIELD)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_SRGR2_FGET(FIELD) _MCBSP_SRGR_FGET(2,##FIELD)#endif #define _MCBSP_SRGR0_FSET(FIELD,f) _MCBSP_SRGR_FSET(0,##FIELD,f) #define _MCBSP_SRGR1_FSET(FIELD,f) _MCBSP_SRGR_FSET(1,##FIELD,f)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_SRGR2_FSET(FIELD,f) _MCBSP_SRGR_FSET(2,##FIELD,f)#endif #define _MCBSP_SRGR0_FSETS(FIELD,SYM) _MCBSP_SRGR_FSETS(0,##FIELD,##SYM) #define _MCBSP_SRGR1_FSETS(FIELD,SYM) _MCBSP_SRGR_FSETS(1,##FIELD,##SYM)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_SRGR2_FSETS(FIELD,SYM) _MCBSP_SRGR_FSETS(2,##FIELD,##SYM)#endif/******************************************************************************\* _____________________* | |* | M C R |* |___________________|** MCR0 - serial port 0 multichannel control register* MCR1 - serial port 1 multichannel control register* MCR2 - serial port 2 multichannel control register (1)** (1) only supported on devices with three serial ports** FIELDS (msb -> lsb)* (rw) XMCME (1)* (rw) XPBBLK* (rw) XPABLK* (r) XCBLK* (rw) XMCM* (rw) RMCME (1)* (rw) RPBBLK* (rw) RPABLK* (r) RCBLK* (rw) RMCM** (1) C64_SUPPORT only\******************************************************************************/ #define _MCBSP_MCR_OFFSET 6 #define _MCBSP_MCR0_ADDR 0x018C0018u #define _MCBSP_MCR1_ADDR 0x01900018u#if (_MCBSP_PORT_CNT==3) #define _MCBSP_MCR2_ADDR 0x01A40018u#endif#if (C64_SUPPORT) #define _MCBSP_MCR_XMCME_MASK 0x02000000u #define _MCBSP_MCR_XMCME_SHIFT 0x00000019u #define MCBSP_MCR_XMCME_DEFAULT 0x00000000u #define MCBSP_MCR_XMCME_OF(x) _VALUEOF(x) #define MCBSP_MCR_XMCME_NORMAL 0x00000000u #define MCBSP_MCR_XMCME_ENHANCED 0x00000001u#endif #define _MCBSP_MCR_XPBBLK_MASK 0x01800000u #define _MCBSP_MCR_XPBBLK_SHIFT 0x00000017u #define MCBSP_MCR_XPBBLK_DEFAULT 0x00000000u #define MCBSP_MCR_XPBBLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_XPBBLK_SF1 0x00000000u #define MCBSP_MCR_XPBBLK_SF3 0x00000001u #define MCBSP_MCR_XPBBLK_SF5 0x00000002u #define MCBSP_MCR_XPBBLK_SF7 0x00000003u #define _MCBSP_MCR_XPABLK_MASK 0x00600000u #define _MCBSP_MCR_XPABLK_SHIFT 0x00000015u #define MCBSP_MCR_XPABLK_DEFAULT 0x00000000u #define MCBSP_MCR_XPABLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_XPABLK_SF0 0x00000000u #define MCBSP_MCR_XPABLK_SF2 0x00000001u #define MCBSP_MCR_XPABLK_SF4 0x00000002u #define MCBSP_MCR_XPABLK_SF6 0x00000003u #define _MCBSP_MCR_XCBLK_MASK 0x001C0000u #define _MCBSP_MCR_XCBLK_SHIFT 0x00000012u #define MCBSP_MCR_XCBLK_DEFAULT 0x00000000u #define MCBSP_MCR_XCBLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_XCBLK_SF0 0x00000000u #define MCBSP_MCR_XCBLK_SF1 0x00000001u #define MCBSP_MCR_XCBLK_SF2 0x00000002u #define MCBSP_MCR_XCBLK_SF3 0x00000003u #define MCBSP_MCR_XCBLK_SF4 0x00000004u #define MCBSP_MCR_XCBLK_SF5 0x00000005u #define MCBSP_MCR_XCBLK_SF6 0x00000006u #define MCBSP_MCR_XCBLK_SF7 0x00000007u #define _MCBSP_MCR_XMCM_MASK 0x00030000u #define _MCBSP_MCR_XMCM_SHIFT 0x00000010u #define MCBSP_MCR_XMCM_DEFAULT 0x00000000u #define MCBSP_MCR_XMCM_OF(x) _VALUEOF(x) #define MCBSP_MCR_XMCM_ENNOMASK 0x00000000u #define MCBSP_MCR_XMCM_DISXP 0x00000001u #define MCBSP_MCR_XMCM_ENMASK 0x00000002u #define MCBSP_MCR_XMCM_DISRP 0x00000003u#if (C64_SUPPORT) #define _MCBSP_MCR_RMCME_MASK 0x00000200u #define _MCBSP_MCR_RMCME_SHIFT 0x00000009u #define MCBSP_MCR_RMCME_DEFAULT 0x00000000u #define MCBSP_MCR_RMCME_OF(x) _VALUEOF(x) #define MCBSP_MCR_RMCME_NORMAL 0x00000000u #define MCBSP_MCR_RMCME_ENHANCED 0x00000001u#endif #define _MCBSP_MCR_RPBBLK_MASK 0x00000180u #define _MCBSP_MCR_RPBBLK_SHIFT 0x00000007u #define MCBSP_MCR_RPBBLK_DEFAULT 0x00000000u #define MCBSP_MCR_RPBBLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_RPBBLK_SF1 0x00000000u #define MCBSP_MCR_RPBBLK_SF3 0x00000001u #define MCBSP_MCR_RPBBLK_SF5 0x00000002u #define MCBSP_MCR_RPBBLK_SF7 0x00000003u #define _MCBSP_MCR_RPABLK_MASK 0x00000060u #define _MCBSP_MCR_RPABLK_SHIFT 0x00000005u #define MCBSP_MCR_RPABLK_DEFAULT 0x00000000u #define MCBSP_MCR_RPABLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_RPABLK_SF0 0x00000000u #define MCBSP_MCR_RPABLK_SF2 0x00000001u #define MCBSP_MCR_RPABLK_SF4 0x00000002u #define MCBSP_MCR_RPABLK_SF6 0x00000003u #define _MCBSP_MCR_RCBLK_MASK 0x0000001Cu #define _MCBSP_MCR_RCBLK_SHIFT 0x00000002u #define MCBSP_MCR_RCBLK_DEFAULT 0x00000000u #define MCBSP_MCR_RCBLK_OF(x) _VALUEOF(x) #define MCBSP_MCR_RCBLK_SF0 0x00000000u #define MCBSP_MCR_RCBLK_SF1 0x00000001u #define MCBSP_MCR_RCBLK_SF2 0x00000002u #define MCBSP_MCR_RCBLK_SF3 0x00000003u #define MCBSP_MCR_RCBLK_SF4 0x00000004u #define MCBSP_MCR_RCBLK_SF5 0x00000005u #define MCBSP_MCR_RCBLK_SF6 0x00000006u #define MCBSP_MCR_RCBLK_SF7 0x00000007u #define _MCBSP_MCR_RMCM_MASK 0x00000001u #define _MCBSP_MCR_RMCM_SHIFT 0x00000000u #define MCBSP_MCR_RMCM_DEFAULT 0x00000000u #define MCBSP_MCR_RMCM_OF(x) _VALUEOF(x) #define MCBSP_MCR_RMCM_CHENABLE 0x00000000u #define MCBSP_MCR_RMCM_ELDISABLE 0x00000001u #define MCBSP_MCR_OF(x) _VALUEOF(x)#if (!C64_SUPPORT) #define MCBSP_MCR_DEFAULT (Uint32)(\ _PER_FDEFAULT(MCBSP,MCR,XPBBLK)\ |_PER_FDEFAULT(MCBSP,MCR,XPABLK)\ |_PER_FDEFAULT(MCBSP,MCR,XCBLK)\ |_PER_FDEFAULT(MCBSP,MCR,XMCM)\ |_PER_FDEFAULT(MCBSP,MCR,RPBBLK)\ |_PER_FDEFAULT(MCBSP,MCR,RPABLK)\ |_PER_FDEFAULT(MCBSP,MCR,RCBLK)\ |_PER_FDEFAULT(MCBSP,MCR,RMCM)\ ) #define MCBSP_MCR_RMK(xpbblk,xpablk,xmcm,rpbblk,rpablk,rmcm) (Uint32)(\ _PER_FMK(MCBSP,MCR,XPBBLK,xpbblk)\ |_PER_FMK(MCBSP,MCR,XPABLK,xpablk)\ |_PER_FMK(MCBSP,MCR,XMCM,xmcm)\ |_PER_FMK(MCBSP,MCR,RPBBLK,rpbblk)\ |_PER_FMK(MCBSP,MCR,RPABLK,rpablk)\ |_PER_FMK(MCBSP,MCR,RMCM,rmcm)\ )#endif#if (C64_SUPPORT) #define MCBSP_MCR_DEFAULT (Uint32)(\ _PER_FDEFAULT(MCBSP,MCR,XMCME)\ |_PER_FDEFAULT(MCBSP,MCR,XPBBLK)\ |_PER_FDEFAULT(MCBSP,MCR,XPABLK)\ |_PER_FDEFAULT(MCBSP,MCR,XCBLK)\ |_PER_FDEFAULT(MCBSP,MCR,XMCM)\ |_PER_FDEFAULT(MCBSP,MCR,RMCME)\ |_PER_FDEFAULT(MCBSP,MCR,RPBBLK)\ |_PER_FDEFAULT(MCBSP,MCR,RPABLK)\ |_PER_FDEFAULT(MCBSP,MCR,RCBLK)\ |_PER_FDEFAULT(MCBSP,MCR,RMCM)\ ) #define MCBSP_MCR_RMK(xmcme,xpbblk,xpablk,xmcm,rmcme,rpbblk,rpablk,rmcm) (Uint32)(\ _PER_FMK(MCBSP,MCR,XMCME,xmcme)\ |_PER_FMK(MCBSP,MCR,XPBBLK,xpbblk)\ |_PER_FMK(MCBSP,MCR,XPABLK,xpablk)\ |_PER_FMK(MCBSP,MCR,XMCM,xmcm)\ |_PER_FMK(MCBSP,MCR,RMCME,rmcme)\ |_PER_FMK(MCBSP,MCR,RPBBLK,rpbblk)\ |_PER_FMK(MCBSP,MCR,RPABLK,rpablk)\ |_PER_FMK(MCBSP,MCR,RMCM,rmcm)\ )#endif #define _MCBSP_MCR_FGET(N,FIELD)\ _PER_FGET(_MCBSP_MCR##N##_ADDR,MCBSP,MCR,##FIELD) #define _MCBSP_MCR_FSET(N,FIELD,field)\ _PER_FSET(_MCBSP_MCR##N##_ADDR,MCBSP,MCR,##FIELD,field) #define _MCBSP_MCR_FSETS(N,FIELD,SYM)\ _PER_FSETS(_MCBSP_MCR##N##_ADDR,MCBSP,MCR,##FIELD,##SYM) #define _MCBSP_MCR0_FGET(FIELD) _MCBSP_MCR_FGET(0,##FIELD) #define _MCBSP_MCR1_FGET(FIELD) _MCBSP_MCR_FGET(1,##FIELD)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_MCR2_FGET(FIELD) _MCBSP_MCR_FGET(2,##FIELD)#endif #define _MCBSP_MCR0_FSET(FIELD,f) _MCBSP_MCR_FSET(0,##FIELD,f) #define _MCBSP_MCR1_FSET(FIELD,f) _MCBSP_MCR_FSET(1,##FIELD,f)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_MCR2_FSET(FIELD,f) _MCBSP_MCR_FSET(2,##FIELD,f)#endif #define _MCBSP_MCR0_FSETS(FIELD,SYM) _MCBSP_MCR_FSETS(0,##FIELD,##SYM) #define _MCBSP_MCR1_FSETS(FIELD,SYM) _MCBSP_MCR_FSETS(1,##FIELD,##SYM)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_MCR2_FSETS(FIELD,SYM) _MCBSP_MCR_FSETS(2,##FIELD,##SYM)#endif/******************************************************************************\* _____________________* | |* | R C E R |* |___________________|** RCER0 - serial port 0 receive channel enable register* RCER1 - serial port 1 receive channel enable register* RCER2 - serial port 2 receive channel enable register (1)** (1) only supported on devices with three serial ports** FIELDS (msb -> lsb)* (rw) RCEB* (rw) RCEA*\******************************************************************************/#if (!C64_SUPPORT) #define _MCBSP_RCER_OFFSET 7 #define _MCBSP_RCER0_ADDR 0x018C001Cu #define _MCBSP_RCER1_ADDR 0x0190001Cu#if (_MCBSP_PORT_CNT==3) #define _MCBSP_RCER2_ADDR 0x01A4001Cu#endif #define _MCBSP_RCER_RCEB_MASK 0xFFFF0000u #define _MCBSP_RCER_RCEB_SHIFT 0x00000010u #define MCBSP_RCER_RCEB_DEFAULT 0x00000000u #define MCBSP_RCER_RCEB_OF(x) _VALUEOF(x) #define _MCBSP_RCER_RCEA_MASK 0x0000FFFFu #define _MCBSP_RCER_RCEA_SHIFT 0x00000000u #define MCBSP_RCER_RCEA_DEFAULT 0x00000000u #define MCBSP_RCER_RCEA_OF(x) _VALUEOF(x) #define MCBSP_RCER_OF(x) _VALUEOF(x) #define MCBSP_RCER_DEFAULT (Uint32)(\ _PER_FDEFAULT(MCBSP,RCER,RCEB)\ |_PER_FDEFAULT(MCBSP,RCER,RCEA)\ ) #define MCBSP_RCER_RMK(rceb,rcea) (Uint32)(\ _PER_FMK(MCBSP,RCER,RCEB,rceb)\ |_PER_FMK(MCBSP,RCER,RCEA,rcea)\ ) #define _MCBSP_RCER_FGET(N,FIELD)\ _PER_FGET(_MCBSP_RCER##N##_ADDR,MCBSP,RCER,##FIELD) #define _MCBSP_RCER_FSET(N,FIELD,field)\ _PER_FSET(_MCBSP_RCER##N##_ADDR,MCBSP,RCER,##FIELD,field) #define _MCBSP_RCER_FSETS(N,FIELD,SYM)\ _PER_FSETS(_MCBSP_RCER##N##_ADDR,MCBSP,RCER,##FIELD,##SYM) #define _MCBSP_RCER0_FGET(FIELD) _MCBSP_RCER_FGET(0,##FIELD) #define _MCBSP_RCER1_FGET(FIELD) _MCBSP_RCER_FGET(1,##FIELD)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_RCER2_FGET(FIELD) _MCBSP_RCER_FGET(2,##FIELD)#endif #define _MCBSP_RCER0_FSET(FIELD,f) _MCBSP_RCER_FSET(0,##FIELD,f) #define _MCBSP_RCER1_FSET(FIELD,f) _MCBSP_RCER_FSET(1,##FIELD,f)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_RCER2_FSET(FIELD,f) _MCBSP_RCER_FSET(2,##FIELD,f)#endif #define _MCBSP_RCER0_FSETS(FIELD,SYM) _MCBSP_RCER_FSETS(0,##FIELD,##SYM) #define _MCBSP_RCER1_FSETS(FIELD,SYM) _MCBSP_RCER_FSETS(1,##FIELD,##SYM)#if (_MCBSP_PORT_CNT==3) #define _MCBSP_RCER2_FSETS(FIELD,SYM) _MCBSP_RCER_FSETS(2,##FIELD,##SYM)#endif#endif /* !C64_SUPPORT *//******************************************************************************\* _____________________* | |* | R C E R E 0 |* |___________________|** RCERE00 - serial port 0 enhanced receive channel enable register 0* RCERE01 - serial port 1 enhanced receive channel enable register 0* RCERE02 - serial port 2 enhanced receive channel enable register 0** FIELDS (msb -> lsb)* (rw) RCE*\******************************************************************************/#if (C64_SUPPORT) #define _MCBSP_RCERE0_OFFSET 7 #define _MCBSP_RCERE00_ADDR 0x018C001Cu #define _MCBSP_RCERE01_ADDR 0x0190001Cu#if (_MCBSP_PORT_CNT==3) #define _MCBSP_RCERE02_ADDR 0x01A4001Cu#endif #define _MCBSP_RCERE0_RCE_MASK 0xFFFFFFFFu #define _MCBSP_RCERE0_RCE_SHIFT 0x00000000u #define MCBSP_RCERE0_RCE_DEFAULT 0x00000000u #define MCBSP_RCERE0_RCE_OF(x) _VALUEOF(x) #define MCBSP_RCERE0_OF(x) _VALUEOF(x) #define MCBSP_RCERE0_DEFAULT (Uint32)(\ _PER_FDEFAULT(MCBSP,RCERE0,RCE)\ ) #define MCBSP_RCERE0_RMK(rce) (Uint32)(\ _PER_FMK(MCBSP,RCERE0,RCE,rce) \ ) #define _MCBSP_RCERE0_FGET(N,FIELD)\ _PER_FGET(_MCBSP_RCERE0##N##_ADDR,MCBSP,RCERE0,FIELD) #define _MCBSP_RCERE0_FSET(N,FIELD,field)\ _PER_FSET(_MCBSP_RCERE0##N##_ADDR,MCBSP,RCERE0,FIELD,field) #define _MCBSP_RCERE0_FSETS(N,FIELD,SYM)\ _PER_FSETS(_MCBSP_RCERE0##N##_ADDR,MCBSP,RCERE0,FIELD,##SYM)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -