mpc8260.h

嵌入式ARM的一些源代码

 * TMR1-TMR4 - Timer Mode Registers					17-6
 */
#define TMRx_PS_MSK		0xff00	/* Prescaler Value 		*/
#define TMRx_CE_MSK		0x00c0	/* Capture Edge and Enable Interrupt*/
#define TMRx_OM			0x0020	/* Output Mode 			*/
#define TMRx_ORI		0x0010	/* Output Reference Interrupt Enable*/
#define TMRx_FRR		0x0008	/* Free Run/Restart 		*/
#define TMRx_ICLK_MSK		0x0006	/* Timer Input Clock Source mask */
#define TMRx_GE			0x0001	/* Gate Enable  		*/

#define TMRx_CE_INTR_DIS	0x0000	/* Disable Interrupt on capture event*/
#define TMRx_CE_RISING		0x0040	/* Capture on Rising TINx edge only */
#define TMRx_CE_FALLING		0x0080	/* Capture on Falling TINx edge only */
#define TMRx_CE_ANY		0x00c0	/* Capture on any TINx edge 	*/

#define TMRx_ICLK_IN_CAS	0x0000	/* Internally cascaded input 	*/
#define TMRx_ICLK_IN_GEN	0x0002	/* Internal General system clock*/
#define TMRx_ICLK_IN_GEN_DIV16	0x0004	/* Internal General system clk div 16*/
#define TMRx_ICLK_TIN_PIN	0x0006	/* TINx pin 			*/


/*-----------------------------------------------------------------------
 * CMXFCR - CMX FCC Clock Route Register				15-12
 */
#define CMXFCR_FC1	   0x40000000	/* FCC1 connection		*/
#define CMXFCR_RF1CS_MSK   0x38000000	/* Receive FCC1 Clock Source Mask */
#define CMXFCR_TF1CS_MSK   0x07000000	/* Transmit FCC1 Clock Source Mask */
#define CMXFCR_FC2	   0x00400000	/* FCC2 connection		*/
#define CMXFCR_RF2CS_MSK   0x00380000	/* Receive FCC2 Clock Source Mask */
#define CMXFCR_TF2CS_MSK   0x00070000	/* Transmit FCC2 Clock Source Mask */
#define CMXFCR_FC3	   0x00004000	/* FCC3 connection		*/
#define CMXFCR_RF3CS_MSK   0x00003800	/* Receive FCC3 Clock Source Mask */
#define CMXFCR_TF3CS_MSK   0x00000700	/* Transmit FCC3 Clock Source Mask */

#define CMXFCR_RF1CS_BRG5  0x00000000	/* Receive FCC1 Clock Source is BRG5 */
#define CMXFCR_RF1CS_BRG6  0x08000000	/* Receive FCC1 Clock Source is BRG6 */
#define CMXFCR_RF1CS_BRG7  0x10000000	/* Receive FCC1 Clock Source is BRG7 */
#define CMXFCR_RF1CS_BRG8  0x18000000	/* Receive FCC1 Clock Source is BRG8 */
#define CMXFCR_RF1CS_CLK9  0x20000000	/* Receive FCC1 Clock Source is CLK9 */
#define CMXFCR_RF1CS_CLK10 0x28000000	/* Receive FCC1 Clock Source is CLK10 */
#define CMXFCR_RF1CS_CLK11 0x30000000	/* Receive FCC1 Clock Source is CLK11 */
#define CMXFCR_RF1CS_CLK12 0x38000000	/* Receive FCC1 Clock Source is CLK12 */

#define CMXFCR_TF1CS_BRG5  0x00000000	/* Receive FCC1 Clock Source is BRG5 */
#define CMXFCR_TF1CS_BRG6  0x01000000	/* Receive FCC1 Clock Source is BRG6 */
#define CMXFCR_TF1CS_BRG7  0x02000000	/* Receive FCC1 Clock Source is BRG7 */
#define CMXFCR_TF1CS_BRG8  0x03000000	/* Receive FCC1 Clock Source is BRG8 */
#define CMXFCR_TF1CS_CLK9  0x04000000	/* Receive FCC1 Clock Source is CLK9 */
#define CMXFCR_TF1CS_CLK10 0x05000000	/* Receive FCC1 Clock Source is CLK10 */
#define CMXFCR_TF1CS_CLK11 0x06000000	/* Receive FCC1 Clock Source is CLK11 */
#define CMXFCR_TF1CS_CLK12 0x07000000	/* Receive FCC1 Clock Source is CLK12 */

#define CMXFCR_RF2CS_BRG5  0x00000000	/* Receive FCC2 Clock Source is BRG5 */
#define CMXFCR_RF2CS_BRG6  0x00080000	/* Receive FCC2 Clock Source is BRG6 */
#define CMXFCR_RF2CS_BRG7  0x00100000	/* Receive FCC2 Clock Source is BRG7 */
#define CMXFCR_RF2CS_BRG8  0x00180000	/* Receive FCC2 Clock Source is BRG8 */
#define CMXFCR_RF2CS_CLK13 0x00200000	/* Receive FCC2 Clock Source is CLK13 */
#define CMXFCR_RF2CS_CLK14 0x00280000	/* Receive FCC2 Clock Source is CLK14 */
#define CMXFCR_RF2CS_CLK15 0x00300000	/* Receive FCC2 Clock Source is CLK15 */
#define CMXFCR_RF2CS_CLK16 0x00380000	/* Receive FCC2 Clock Source is CLK16 */

#define CMXFCR_TF2CS_BRG5  0x00000000	/* Receive FCC2 Clock Source is BRG5 */
#define CMXFCR_TF2CS_BRG6  0x00010000	/* Receive FCC2 Clock Source is BRG6 */
#define CMXFCR_TF2CS_BRG7  0x00020000	/* Receive FCC2 Clock Source is BRG7 */
#define CMXFCR_TF2CS_BRG8  0x00030000	/* Receive FCC2 Clock Source is BRG8 */
#define CMXFCR_TF2CS_CLK13 0x00040000	/* Receive FCC2 Clock Source is CLK13 */
#define CMXFCR_TF2CS_CLK14 0x00050000	/* Receive FCC2 Clock Source is CLK14 */
#define CMXFCR_TF2CS_CLK15 0x00060000	/* Receive FCC2 Clock Source is CLK15 */
#define CMXFCR_TF2CS_CLK16 0x00070000	/* Receive FCC2 Clock Source is CLK16 */

#define CMXFCR_RF3CS_BRG5  0x00000000	/* Receive FCC3 Clock Source is BRG5 */
#define CMXFCR_RF3CS_BRG6  0x00000800	/* Receive FCC3 Clock Source is BRG6 */
#define CMXFCR_RF3CS_BRG7  0x00001000	/* Receive FCC3 Clock Source is BRG7 */
#define CMXFCR_RF3CS_BRG8  0x00001800	/* Receive FCC3 Clock Source is BRG8 */
#define CMXFCR_RF3CS_CLK13 0x00002000	/* Receive FCC3 Clock Source is CLK13 */
#define CMXFCR_RF3CS_CLK14 0x00002800	/* Receive FCC3 Clock Source is CLK14 */
#define CMXFCR_RF3CS_CLK15 0x00003000	/* Receive FCC3 Clock Source is CLK15 */
#define CMXFCR_RF3CS_CLK16 0x00003800	/* Receive FCC3 Clock Source is CLK16 */

#define CMXFCR_TF3CS_BRG5  0x00000000	/* Receive FCC3 Clock Source is BRG5 */
#define CMXFCR_TF3CS_BRG6  0x00000100	/* Receive FCC3 Clock Source is BRG6 */
#define CMXFCR_TF3CS_BRG7  0x00000200	/* Receive FCC3 Clock Source is BRG7 */
#define CMXFCR_TF3CS_BRG8  0x00000300	/* Receive FCC3 Clock Source is BRG8 */
#define CMXFCR_TF3CS_CLK13 0x00000400	/* Receive FCC3 Clock Source is CLK13 */
#define CMXFCR_TF3CS_CLK14 0x00000500	/* Receive FCC3 Clock Source is CLK14 */
#define CMXFCR_TF3CS_CLK15 0x00000600	/* Receive FCC3 Clock Source is CLK15 */
#define CMXFCR_TF3CS_CLK16 0x00000700	/* Receive FCC3 Clock Source is CLK16 */

/*-----------------------------------------------------------------------
 * CMXSCR - CMX SCC Clock Route Register				15-14
 */
#define CMXSCR_GR1	   0x80000000	/* Grant Support of SCC1	*/
#define CMXSCR_SC1	   0x40000000	/* SCC1 connection		*/
#define CMXSCR_RS1CS_MSK   0x38000000	/* Receive SCC1 Clock Source Mask */
#define CMXSCR_TS1CS_MSK   0x07000000	/* Transmit SCC1 Clock Source Mask */
#define CMXSCR_GR2	   0x00800000	/* Grant Support of SCC2	*/
#define CMXSCR_SC2	   0x00400000	/* SCC2 connection		*/
#define CMXSCR_RS2CS_MSK   0x00380000	/* Receive SCC2 Clock Source Mask */
#define CMXSCR_TS2CS_MSK   0x00070000	/* Transmit SCC2 Clock Source Mask */
#define CMXSCR_GR3	   0x00008000	/* Grant Support of SCC3	*/
#define CMXSCR_SC3	   0x00004000	/* SCC3 connection		*/
#define CMXSCR_RS3CS_MSK   0x00003800	/* Receive SCC3 Clock Source Mask */
#define CMXSCR_TS3CS_MSK   0x00000700	/* Transmit SCC3 Clock Source Mask */
#define CMXSCR_GR4	   0x00000080	/* Grant Support of SCC4	*/
#define CMXSCR_SC4	   0x00000040	/* SCC4 connection		*/
#define CMXSCR_RS4CS_MSK   0x00000038	/* Receive SCC4 Clock Source Mask */
#define CMXSCR_TS4CS_MSK   0x00000007	/* Transmit SCC4 Clock Source Mask */

#define CMXSCR_RS1CS_BRG1  0x00000000	/* Receive SCC1 Clock Source is BRG1 */
#define CMXSCR_RS1CS_BRG2  0x08000000	/* Receive SCC1 Clock Source is BRG2 */
#define CMXSCR_RS1CS_BRG3  0x10000000	/* Receive SCC1 Clock Source is BRG3 */
#define CMXSCR_RS1CS_BRG4  0x18000000	/* Receive SCC1 Clock Source is BRG4 */
#define CMXSCR_RS1CS_CLK11 0x20000000	/* Receive SCC1 Clock Source is CLK11 */
#define CMXSCR_RS1CS_CLK12 0x28000000	/* Receive SCC1 Clock Source is CLK12 */
#define CMXSCR_RS1CS_CLK3  0x30000000	/* Receive SCC1 Clock Source is CLK3 */
#define CMXSCR_RS1CS_CLK4  0x38000000	/* Receive SCC1 Clock Source is CLK4 */

#define CMXSCR_TS1CS_BRG1  0x00000000	/* Receive SCC1 Clock Source is BRG1 */
#define CMXSCR_TS1CS_BRG2  0x01000000	/* Receive SCC1 Clock Source is BRG2 */
#define CMXSCR_TS1CS_BRG3  0x02000000	/* Receive SCC1 Clock Source is BRG3 */
#define CMXSCR_TS1CS_BRG4  0x03000000	/* Receive SCC1 Clock Source is BRG4 */
#define CMXSCR_TS1CS_CLK11 0x04000000	/* Receive SCC1 Clock Source is CLK11 */
#define CMXSCR_TS1CS_CLK12 0x05000000	/* Receive SCC1 Clock Source is CLK12 */
#define CMXSCR_TS1CS_CLK3  0x06000000	/* Receive SCC1 Clock Source is CLK3 */
#define CMXSCR_TS1CS_CLK4  0x07000000	/* Receive SCC1 Clock Source is CLK4 */

#define CMXSCR_RS2CS_BRG1  0x00000000	/* Receive SCC2 Clock Source is BRG1 */
#define CMXSCR_RS2CS_BRG2  0x00080000	/* Receive SCC2 Clock Source is BRG2 */
#define CMXSCR_RS2CS_BRG3  0x00100000	/* Receive SCC2 Clock Source is BRG3 */
#define CMXSCR_RS2CS_BRG4  0x00180000	/* Receive SCC2 Clock Source is BRG4 */
#define CMXSCR_RS2CS_CLK11 0x00200000	/* Receive SCC2 Clock Source is CLK11 */
#define CMXSCR_RS2CS_CLK12 0x00280000	/* Receive SCC2 Clock Source is CLK12 */
#define CMXSCR_RS2CS_CLK3  0x00300000	/* Receive SCC2 Clock Source is CLK3 */
#define CMXSCR_RS2CS_CLK4  0x00380000	/* Receive SCC2 Clock Source is CLK4 */

#define CMXSCR_TS2CS_BRG1  0x00000000	/* Receive SCC2 Clock Source is BRG1 */
#define CMXSCR_TS2CS_BRG2  0x00010000	/* Receive SCC2 Clock Source is BRG2 */
#define CMXSCR_TS2CS_BRG3  0x00020000	/* Receive SCC2 Clock Source is BRG3 */
#define CMXSCR_TS2CS_BRG4  0x00030000	/* Receive SCC2 Clock Source is BRG4 */
#define CMXSCR_TS2CS_CLK11 0x00040000	/* Receive SCC2 Clock Source is CLK11 */
#define CMXSCR_TS2CS_CLK12 0x00050000	/* Receive SCC2 Clock Source is CLK12 */
#define CMXSCR_TS2CS_CLK3  0x00060000	/* Receive SCC2 Clock Source is CLK3 */
#define CMXSCR_TS2CS_CLK4  0x00070000	/* Receive SCC2 Clock Source is CLK4 */

#define CMXSCR_RS3CS_BRG1  0x00000000	/* Receive SCC3 Clock Source is BRG1 */
#define CMXSCR_RS3CS_BRG2  0x00000800	/* Receive SCC3 Clock Source is BRG2 */
#define CMXSCR_RS3CS_BRG3  0x00001000	/* Receive SCC3 Clock Source is BRG3 */
#define CMXSCR_RS3CS_BRG4  0x00001800	/* Receive SCC3 Clock Source is BRG4 */
#define CMXSCR_RS3CS_CLK5  0x00002000	/* Receive SCC3 Clock Source is CLK5 */
#define CMXSCR_RS3CS_CLK6  0x00002800	/* Receive SCC3 Clock Source is CLK6 */
#define CMXSCR_RS3CS_CLK7  0x00003000	/* Receive SCC3 Clock Source is CLK7 */
#define CMXSCR_RS3CS_CLK8  0x00003800	/* Receive SCC3 Clock Source is CLK8 */

#define CMXSCR_TS3CS_BRG1  0x00000000	/* Receive SCC3 Clock Source is BRG1 */
#define CMXSCR_TS3CS_BRG2  0x00000100	/* Receive SCC3 Clock Source is BRG2 */
#define CMXSCR_TS3CS_BRG3  0x00000200	/* Receive SCC3 Clock Source is BRG3 */
#define CMXSCR_TS3CS_BRG4  0x00000300	/* Receive SCC3 Clock Source is BRG4 */
#define CMXSCR_TS3CS_CLK5  0x00000400	/* Receive SCC3 Clock Source is CLK5 */
#define CMXSCR_TS3CS_CLK6  0x00000500	/* Receive SCC3 Clock Source is CLK6 */
#define CMXSCR_TS3CS_CLK7  0x00000600	/* Receive SCC3 Clock Source is CLK7 */
#define CMXSCR_TS3CS_CLK8  0x00000700	/* Receive SCC3 Clock Source is CLK8 */

#define CMXSCR_RS4CS_BRG1  0x00000000	/* Receive SCC4 Clock Source is BRG1 */
#define CMXSCR_RS4CS_BRG2  0x00000008	/* Receive SCC4 Clock Source is BRG2 */
#define CMXSCR_RS4CS_BRG3  0x00000010	/* Receive SCC4 Clock Source is BRG3 */
#define CMXSCR_RS4CS_BRG4  0x00000018	/* Receive SCC4 Clock Source is BRG4 */
#define CMXSCR_RS4CS_CLK5  0x00000020	/* Receive SCC4 Clock Source is CLK5 */
#define CMXSCR_RS4CS_CLK6  0x00000028	/* Receive SCC4 Clock Source is CLK6 */
#define CMXSCR_RS4CS_CLK7  0x00000030	/* Receive SCC4 Clock Source is CLK7 */
#define CMXSCR_RS4CS_CLK8  0x00000038	/* Receive SCC4 Clock Source is CLK8 */

#define CMXSCR_TS4CS_BRG1  0x00000000	/* Receive SCC4 Clock Source is BRG1 */
#define CMXSCR_TS4CS_BRG2  0x00000001	/* Receive SCC4 Clock Source is BRG2 */
#define CMXSCR_TS4CS_BRG3  0x00000002	/* Receive SCC4 Clock Source is BRG3 */
#define CMXSCR_TS4CS_BRG4  0x00000003	/* Receive SCC4 Clock Source is BRG4 */
#define CMXSCR_TS4CS_CLK5  0x00000004	/* Receive SCC4 Clock Source is CLK5 */
#define CMXSCR_TS4CS_CLK6  0x00000005	/* Receive SCC4 Clock Source is CLK6 */
#define CMXSCR_TS4CS_CLK7  0x00000006	/* Receive SCC4 Clock Source is CLK7 */
#define CMXSCR_TS4CS_CLK8  0x00000007	/* Receive SCC4 Clock Source is CLK8 */

/*-----------------------------------------------------------------------
 * CMXSMR - CMX SMC Clock Route Register				15-17
 */
#define CMXSMR_SMC1	    0x80	/* SMC1 Connection		*/
#define CMXSMR_SMC1CS_MSK   0x30	/* SMC1 Clock Source		*/
#define CMXSMR_SMC2	    0x08	/* SMC2 Connection		*/
#define CMXSMR_SMC2CS_MSK   0x03	/* SMC2 Clock Source		*/

#define CMXSMR_SMC1CS_BRG1  0x00	/* SMC1 Tx and Rx Clocks are BRG1 */
#define CMXSMR_SMC1CS_BRG7  0x10	/* SMC1 Tx and Rx Clocks are BRG7 */
#define CMXSMR_SMC1CS_CLK7  0x20	/* SMC1 Tx and Rx Clocks are CLK7 */
#define CMXSMR_SMC1CS_CLK9  0x30	/* SMC1 Tx and Rx Clocks are CLK9 */

#define CMXSMR_SMC2CS_BRG2  0x00	/* SMC2 Tx and Rx Clocks are BRG2 */
#define CMXSMR_SMC2CS_BRG8  0x10	/* SMC2 Tx and Rx Clocks are BRG8 */
#define CMXSMR_SMC2CS_CLK19 0x20	/* SMC2 Tx and Rx Clocks are CLK19 */
#define CMXSMR_SMC2CS_CLK20 0x30	/* SMC2 Tx and Rx Clocks are CLK20 */

/*-----------------------------------------------------------------------
 * miscellaneous
 */

#define UPMA			1
#define UPMB			2
#define UPMC			3

#if !defined(__ASSEMBLY__) && defined(CONFIG_WATCHDOG)
extern __inline__ void
reset_8260_watchdog(volatile immap_t *immr)
{
    immr->im_siu_conf.sc_swsr = 0x556c;
    immr->im_siu_conf.sc_swsr = 0xaa39;
}
#endif /* !__ASSEMBLY && CONFIG_WATCHDOG */

#endif	/* __MPC8260_H__ */