⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 pipemult_lc_02.fit.eqn

📁 使用Quartus II 5.0开发指导手册
💻 EQN
📖 第 1 页 / 共 5 页
字号:
🔍
12345 
-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--K1_q_b[0] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[0] at M512_X4_Y26
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 16, Port B Depth: 32, Port B Width: 16
--Port A Logical Depth: 32, Port A Logical Width: 16, Port B Logical Depth: 32, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[0] = K1_q_b[0]_PORT_B_data_out[0];

--K1_q_b[8] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[8] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[8] = K1_q_b[0]_PORT_B_data_out[8];

--K1_q_b[7] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[7] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[7] = K1_q_b[0]_PORT_B_data_out[7];

--K1_q_b[6] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[6] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[6] = K1_q_b[0]_PORT_B_data_out[6];

--K1_q_b[5] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[5] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[5] = K1_q_b[0]_PORT_B_data_out[5];

--K1_q_b[4] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[4] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[4] = K1_q_b[0]_PORT_B_data_out[4];

--K1_q_b[3] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[3] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[3] = K1_q_b[0]_PORT_B_data_out[3];

--K1_q_b[2] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[2] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[2] = K1_q_b[0]_PORT_B_data_out[2];

--K1_q_b[1] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[1] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
K1_q_b[1] = K1_q_b[0]_PORT_B_data_out[1];

--K1_q_b[15] is ram:inst1|altsyncram:ram_block_rtl_0|altsyncram_1p51:auto_generated|q_b[15] at M512_X4_Y26
K1_q_b[0]_PORT_A_data_in = BUS(F1_dataout_n[0], F1_dataout_n[1], F1_dataout_n[2], F1_dataout_n[3], F1_dataout_n[4], F1_dataout_n[5], F1_dataout_n[6], F1_dataout_n[7], F1_dataout_n[8], F1_dataout_n[9], F1_dataout_n[10], F1_dataout_n[11], F1_dataout_n[12], F1_dataout_n[13], F1_dataout_n[14], F1_dataout_n[15]);
K1_q_b[0]_PORT_A_data_in_reg = DFFE(K1_q_b[0]_PORT_A_data_in, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_A_address = BUS(wraddress[0], wraddress[1], wraddress[2], wraddress[3], wraddress[4]);
K1_q_b[0]_PORT_A_address_reg = DFFE(K1_q_b[0]_PORT_A_address, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_address = BUS(C1L1Q, C1L3Q, C1L5Q, C1L7Q, C1L9Q);
K1_q_b[0]_PORT_B_address_reg = DFFE(K1_q_b[0]_PORT_B_address, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_PORT_A_write_enable = VCC;
K1_q_b[0]_PORT_A_write_enable_reg = DFFE(K1_q_b[0]_PORT_A_write_enable, K1_q_b[0]_clock_0, , , K1_q_b[0]_clock_enable_0);
K1_q_b[0]_PORT_B_read_enable = VCC;
K1_q_b[0]_PORT_B_read_enable_reg = DFFE(K1_q_b[0]_PORT_B_read_enable, K1_q_b[0]_clock_1, , , );
K1_q_b[0]_clock_0 = GLOBAL(A1L2);
K1_q_b[0]_clock_1 = GLOBAL(A1L2);
K1_q_b[0]_clock_enable_0 = wren;
K1_q_b[0]_PORT_B_data_out = MEMORY(K1_q_b[0]_PORT_A_data_in_reg, , K1_q_b[0]_PORT_A_address_reg, K1_q_b[0]_PORT_B_address_reg, K1_q_b[0]_PORT_A_write_enable_reg, K1_q_b[0]_PORT_B_read_enable_reg, , , K1_q_b[0]_clock_0, K1_q_b[0]_clock_1, K1_q_b[0]_clock_enable_0, , , );
12345

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -