fet120_uart02_09600.c

一个基于TI的MSP430的程序设计参考代码

//******************************************************************************
//  MSP-FET430P120 Demo - USART0 UART 9600 Ultra-low Echo ISR, 32kHz ACLK+DCO
//
//  Description; Echo a received character, USART0 RX ISR at high-speed used 
//  with ultra-low power techniques. Normal operation in LPM3, Set_DCO 
//  subroutine needs to be called to configure DCO that is used for UART baud 
//  generation. On valid a RX character, character is echoed  back. Use 
//  start-bit edge detect - URXSE - to automatically (re)enable DCO and trigger 
//  ISR. ISR must make sure DCO clock source remains enabled for the UART to 
//  receive full character. Software also needs to make sure a character has 
//  been completely TX'ed before entering LPM3, which disables DCO.  
//  ACLK = LFXT1/8 = 32768/8,  MCLK = SMCLK = UCLK0 = DCOCLK  ~ 2MHz
//  Baud rate divider with 2MHz = 2MHz/9600 ~ 208 (00D0h)
//  //*An external 32kHz watch crystal on XIN XOUT is required for ACLK*//	
//
//              
//               MSP430F123(2)   
//             -----------------
//         /|\|              XIN|-  
//          | |                 | 32768Hz 
//          --|RST          XOUT|-
//            |                 |
//            |             P3.4|------------> 
//            |                 | 9600 - 8N1
//            |             P3.5|<------------
//
//       
//  M. Buccini
//  Texas Instruments, Inc
//  January 2004
//  Updated for IAR Embedded Workbench Version: 2.21B
//******************************************************************************

#include <msp430x12x.h>

#define DELTA 488                       // target DCO = DELTA*(4096) ~2MHz  

void Set_DCO (void);

void main(void)
{
  WDTCTL = WDTPW + WDTHOLD;             // Stop WDT
  P3SEL |= 0x30;                        // P3.4,5 = USART0 TXD/RXD
  BCSCTL1 |= DIVA_3;                    // ACLK = LFXT1CLK/8
  Set_DCO();                            // Set DCO

  ME2 |= UTXE0 + URXE0;                 // Enabled USART0 TXD/RXD
  UCTL0 |= CHAR;                        // 8-bit character
  UTCTL0 |= SSEL1 + SSEL0 + URXSE;      // UCLK = SMCLK, start edge detect
  UBR00 = 0xD0;                         // 2MHz 9600
  UBR10 = 0x00;                         //
  UMCTL0 = 0x00;                        // no modulation
  UCTL0 &= ~SWRST;                      // Initalise USART state machine
  IE2 |= URXIE0;                        // Enabled USART0 RX interrupt
  
  for (;;)                             
  {
    while (!(UTCTL0 & TXEPT));          // Confirm no TXing before --> LPM3 
    _DINT();                            // Disable interrupts for flag test
    _NOP();
    if (!(UTCTL0 & SSEL0))
       _BIS_SR(LPM0_bits + GIE);        // RX'ing char, enter LPM0, int's active
    else
    _BIS_SR(LPM3_bits + GIE);           // Enter LPM3, int's active
  }
}


#pragma vector=UART0RX_VECTOR
__interrupt void usart0_rx (void)
{
  if ((IFG2 & URXIFG0))                 // Test URXIFG0
  {
    while (!(IFG2 & UTXIFG0));          // USART0 TX buffer ready?
    TXBUF0 = RXBUF0;                    // RXBUF0 to TXBUF0
    _BIC_SR_IRQ(LPM3_bits);             // Exit LPM3 after reti
    UTCTL0 |= SSEL0;                    // SSEL0 = 1, no RX activity
  }
  else                                  // Start edge
  {
    UTCTL0 &= ~URXSE;                   // Clear URXS signal
    UTCTL0 |= URXSE;                    // Re-enable edge detect
    _BIC_SR_IRQ(SCG1 + SCG0);           // DCO reamins on after reti
    UTCTL0 &= ~SSEL0;                   // SSEL0= 0, RX activity
  }
}


//------------------------------------------------------------------------------ 
void Set_DCO (void)                     // Set DCO to selected frequency
//------------------------------------------------------------------------------ 
{
  unsigned int Compare, Oldcapture = 0;

  CCTL2 = CM_1 + CCIS_1 + CAP;          // CAP, ACLK
  TACTL = TASSEL_2 + MC_2 + TACLR;      // SMCLK, cont-mode, clear

  while (1)
  {
    while (!(CCIFG & CCTL2));           // Wait until capture occured
    CCTL2 &= ~CCIFG;                    // Capture occured, clear flag
    Compare = CCR2;                     // Get current captured SMCLK 
    Compare = Compare - Oldcapture;     // SMCLK difference
    Oldcapture = CCR2;                  // Save current captured SMCLK
    if (DELTA == Compare) break;        // If equal, leave "while(1)"

    else if (DELTA < Compare)           
    {
      DCOCTL--;
      if (DCOCTL == 0xFF)               // DCO is too fast, slow it down
      {
        if (!(BCSCTL1 == (XT2OFF + DIVA_3))) 
        BCSCTL1--;                      // Did DCO role under?, Sel lower RSEL
      }
    }
    else
    {                      
      DCOCTL++;                         // DCO is too slow, speed it down
      if (DCOCTL == 0x00) 
      {
        if (!(BCSCTL1 == (XT2OFF + DIVA_3 + 0x07))) 
        BCSCTL1++;                      // Did DCO role over? Sel higher RSEL
      }
    }
  }

  CCTL2 = 0;                            // Stop CCR2
  TACTL = 0;                            // Stop Timer_A
}