i2c.par

Xilinx ISE 官方源代码盘第十章

Release 6.2i Par G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

ZHONGXCH::  Thu Jul 29 11:30:35 2004


D:/Xilinx/bin/nt/par.exe -w -intstyle ise -ol std -t 1 i2c_map.ncd i2c.ncd
i2c.pcf 


Constraints file: i2c.pcf

Loading device database for application Par from file "i2c_map.ncd".
   "i2c" is an NCD, version 2.38, device xc2s200, package pq208, speed -6
Loading device for application Par from file 'v200.nph' in environment
D:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-12-13.


Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            41 out of 140    29%
      Number of LOCed External IOBs    0 out of 41      0%

   Number of SLICEs                  143 out of 2352    6%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989abd) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:9c6edf) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file i2c.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1066 unrouted;       REAL time: 0 secs 

Phase 2: 972 unrouted;       REAL time: 2 secs 

Phase 3: 310 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   74   |  0.093     |  0.511      |
+----------------------------+----------+--------+------------+-------------+
|             N8941          |Low-Skew  |   23   |  0.202     |  4.519      |
+----------------------------+----------+--------+------------+-------------+
|             N8939          |   Local  |    6   |  0.501     |  4.494      |
+----------------------------+----------+--------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 196


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.300
   The MAXIMUM PIN DELAY IS:                               4.519
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   3.301

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         427         482         120          16          21           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  55 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file i2c.ncd.


PAR done.