xcoto_regencore_tenths.rsp

Xilinx ISE 官方源代码盘第九章

SETPROJECT c:\example-9-1\watch_sc
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Virtex2
EXECUTE tenths.xcp