synpro_top.prj

Xilinx ISE 官方源代码盘第八章

#-- Synplicity, Inc.
#-- Version 7.2        
#-- Project file J:\Example-8-1\Modular_Design\syn_top\SynPro_top.prj
#-- Written on Wed Mar 26 20:44:26 2003


#add_file options
add_file -verilog "virtex2.v"
add_file -verilog "top.v"


#implementation: "rev_1"
impl -add rev_1

#device options
set_option -technology VIRTEX2
set_option -part XC2V40
set_option -package CS144
set_option -speed_grade -5

#compilation/mapping options
set_option -default_enum_encoding default
set_option -symbolic_fsm_compiler 1
set_option -resource_sharing 1
set_option -use_fsm_explorer 0

#map options
set_option -frequency 0.000
set_option -fanout_limit 100
set_option -disable_io_insertion 0
set_option -pipe 0
set_option -update_models_cp 0
set_option -verification_mode 0
set_option -modular 0
set_option -retiming 0

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1/top.edf"

#implementation attributes
set_option -vlog_std v2001
set_option -compiler_compatible ""
impl -active "rev_1"