stopwatch.mrp

来自「Xilinx ISE 官方源代码盘第七章 Part 2」· MRP 代码 · 共 131 行

MRP
131
字号
Release 5.1.02i - Map F.25Xilinx Mapping Report File for Design 'stopwatch'Design Information------------------Command Line   : C:/Xilinx/bin/nt/map.exe -quiet -p xcv300e-bg432-6 -cm area -pr
b -k 4 -c 100 -tx off -o stopwatch_map.ncd stopwatch.ngd stopwatch.pcf Target Device  : xv300eTarget Package : bg432Target Speed   : -6Mapper Version : virtexe -- $Revision: 1.4 $Mapped Date    : Sat Dec 07 16:30:16 2002Design Summary--------------   Number of errors:      0   Number of warnings:    1   Number of Slices:                 32 out of  3,072    1%   Number of Slices containing      unrelated logic:                0 out of     32    0%   Number of Slice Flip Flops:       20 out of  6,144    1%   Total Number 4 input LUTs:        55 out of  6,144    1%      Number used as LUTs:                         51      Number used as a route-thru:                  4   Number of bonded IOBs:            26 out of    316    8%   Number of GCLKs:                   1 out of      4   25%   Number of GCLKIOBs:                1 out of      4   25%   Number of RPM macros:            1Total equivalent gate count for design:  535Additional JTAG gate count for IOBs:  1,296Peak Memory Usage:  62 MBTable of Contents-----------------Section 1 - ErrorsSection 2 - WarningsSection 3 - InformationalSection 4 - Removed Logic SummarySection 5 - Removed LogicSection 6 - IOB PropertiesSection 7 - RPMsSection 8 - Guide ReportSection 9 - Area Group SummarySection 10 - Modular Design SummarySection 1 - Errors------------------Section 2 - Warnings--------------------WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.   	XCOUNTER/BU7   	XCOUNTER/BU12Section 3 - Informational-------------------------INFO:LIT:95 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.Section 4 - Removed Logic Summary---------------------------------   1 block(s) removed   3 block(s) optimized awaySection 5 - Removed Logic-------------------------Unused block "XCOUNTER/VCC" (ONE) removed.Optimized Block(s):TYPE 		BLOCKGND 		XCOUNTER/GNDGND 		XST_GNDVCC 		XST_VCCTo enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.Section 6 - IOB Properties--------------------------+------------------------------------------------------------------------------------------------------------------------+| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   ||                                    |         |           |             | Strength | Rate |          |          | Delay |+------------------------------------------------------------------------------------------------------------------------+| CLK                                | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       || ONESOUT<0>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<1>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<2>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<3>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<4>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<5>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || ONESOUT<6>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || RESET                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       || STRTSTOP                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       || TENSOUT<0>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<1>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<2>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<3>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<4>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<5>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENSOUT<6>                         | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<0>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<1>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<2>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<3>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<4>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<5>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<6>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<7>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<8>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       || TENTHSOUT<9>                       | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |+------------------------------------------------------------------------------------------------------------------------+Section 7 - RPMs----------------XCOUNTER/hset                           Section 8 - Guide Report------------------------Guide not run on this design.Section 9 - Area Group Summary------------------------------No area groups were found in this design.Section 10 - Modular Design Summary-----------------------------------Modular Design not used for this design.

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?