stopwatch.twr

Xilinx ISE 官方源代码盘第七章 Part 2

--------------------------------------------------------------------------------
Release 5.1.02i - Trace F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -quiet -e 3 -l 3 -xml stopwatch stopwatch.ncd -o
stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,speed:             xcv300e,-6 (PRODUCTION 1.68 2002-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
---------------+------------+------------+
               |  Setup to  |  Hold to   |
Source Pad     | clk (edge) | clk (edge) |
---------------+------------+------------+
STRTSTOP       |    1.498(R)|   -0.652(R)|
---------------+------------+------------+

Clock CLK to Pad
---------------+------------+
               | clk (edge) |
Destination Pad|   to PAD   |
---------------+------------+
ONESOUT<0>     |   10.016(R)|
ONESOUT<1>     |    9.744(R)|
ONESOUT<2>     |    9.739(R)|
ONESOUT<3>     |   11.305(R)|
ONESOUT<4>     |    9.802(R)|
ONESOUT<5>     |   10.055(R)|
ONESOUT<6>     |   11.549(R)|
TENSOUT<0>     |   10.922(R)|
TENSOUT<1>     |   11.013(R)|
TENSOUT<2>     |   11.495(R)|
TENSOUT<3>     |   10.480(R)|
TENSOUT<4>     |   13.159(R)|
TENSOUT<5>     |   14.074(R)|
TENSOUT<6>     |   10.598(R)|
TENTHSOUT<0>   |   10.294(R)|
TENTHSOUT<1>   |   10.755(R)|
TENTHSOUT<2>   |   10.685(R)|
TENTHSOUT<3>   |   10.467(R)|
TENTHSOUT<4>   |   10.473(R)|
TENTHSOUT<5>   |   11.105(R)|
TENTHSOUT<6>   |   10.583(R)|
TENTHSOUT<7>   |   13.190(R)|
TENTHSOUT<8>   |    9.978(R)|
TENTHSOUT<9>   |   11.205(R)|
---------------+------------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.318|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Sat Dec 07 16:30:26 2002
--------------------------------------------------------------------------------