prescale_counter.twr

Xilinx ISE 官方源代码盘第七章 Part1

--------------------------------------------------------------------------------
Release 5.1.02i - Trace F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -quiet -e 3 -l 3 -xml prescale_counter
prescale_counter.ncd -o prescale_counter.twr prescale_counter.pcf

Design file:              prescale_counter.ncd
Physical constraint file: prescale_counter.pcf
Device,speed:             xcv100e,-6 (PRODUCTION 1.68 2002-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
---------------+------------+
               | clk (edge) |
Destination Pad|   to PAD   |
---------------+------------+
counter<0>     |    8.376(R)|
counter<10>    |    8.821(R)|
counter<11>    |    9.155(R)|
counter<12>    |    9.285(R)|
counter<13>    |    9.391(R)|
counter<14>    |    9.573(R)|
counter<15>    |    9.084(R)|
counter<16>    |    9.192(R)|
counter<17>    |    9.551(R)|
counter<18>    |    9.841(R)|
counter<19>    |    9.671(R)|
counter<1>     |    8.591(R)|
counter<20>    |    9.487(R)|
counter<21>    |    9.286(R)|
counter<22>    |    9.637(R)|
counter<23>    |    9.456(R)|
counter<24>    |    8.360(R)|
counter<25>    |    9.529(R)|
counter<26>    |   10.087(R)|
counter<27>    |    9.851(R)|
counter<28>    |   10.317(R)|
counter<29>    |    9.888(R)|
counter<2>     |    8.112(R)|
counter<30>    |    9.273(R)|
counter<31>    |   10.167(R)|
counter<3>     |    9.041(R)|
counter<4>     |    9.134(R)|
counter<5>     |    8.519(R)|
counter<6>     |    9.306(R)|
counter<7>     |    8.711(R)|
counter<8>     |    8.703(R)|
counter<9>     |    8.563(R)|
---------------+------------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.459|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Sat Dec 07 15:49:32 2002
--------------------------------------------------------------------------------