xstdemo_vlog_prj.ptf

Xilinx Ise 官方源代码盘 第四章

[cnt_vlog]
Design Entry Utilities=false
Synthesize=true
[xc2v40-6cs144 - XST Verilog]
Design Entry Utilities=true