spxl-5.tim

Xilinx Ise 官方源代码盘 第四章

#$Header: /syn/cvs/rcs/mappers/xilinx/lib/spxl-5.tim,v 1.1 2000/04/06 00:00:39 sun Exp $;
@ER
y#DbG-063Hyl
RRRRAODF	CR8DRN$sFCbsV0RFNsR:#RG.DjG
RyRRRRRRRRRRRRR1CbC8sRoNR8CHR#:-y6
e#CsHRFMHV8RF#sRb8CCRDVHC#RH:)Ru vpQQ)hqY3R44.URj-jjj.4-UHRGDGHM
#

00Ns_D0O_DVHCC
#0lRVN8b_CjDR3ngj
0#CblNsRNVlbC_8DVRfl_Nb8
CD#bC0NRslVNElbC_8D3R4n
.c#bC0NRslEblN_D8CRc43c#(
CN0bsVlRl_Nb#RC0jd3nd#R
CN0bsVlREblN_0#CRd436
4R#bC0NRsl8C_#03RjnR((
0#CblNsR_CM#RC0jR3U
0#CblNsR_VVORJR4.34(#R
CN0bsOlRH_OF8RCDRjRR3UjU
0#CblNsRVOHl_Nb8RCDRc43c#(
CN0bsHlRMOH0FC_8DjRR3
nd#bC0NRsl8_OF8RCDRUj3cC
#0sbNl#RN_D8CR3R4j#6
CN0bsHlRL_kV8_CD0R0Dj(3Ug#R
CN0bsHlRL_kV8_CDO#lFRn43.
gR#bC0NRslFVLk_D8C_0V_0dDR34nnRC
#0sbNlLRFk8V_C#D__D00R463n
4R#bC0NRslFVLk_D8C_OV_lRF#c43c4#R
CN0bsFlRL_kV8_CD#l_OF6#R34g4RC
#0sbNlLRFkCV_M__V0R0D.R3n
0#CblNsRkFLVM_C_0#_0cDR3
4R#bC0NRslFVLk__CMVl_OFd#R3gdcRC
#0sbNlLRFkCV_M__#O#lFRUc36#R
CN0bsFlRVOV_J__V0R0Ddd34.#R
CN0bsFlRVOV_J__#0R0Dcd3n.#R
CN0bsFlRVOV_J__VO#lFRUd3U
4R#bC0NRslF_VVO#J__FOl#3R6dRU.
0#CblNsRVFV_#8_Cj0R3.cjRC
#0sbNlVRFVM_C_0#CR3-j.
6R#bC0NRsl0VLk_RHMj.3cnC
#0sbNlLR0kCV_M3Rjc
nc
0#CblNsR8NM_$8DRGrCbfsRVblN_D8CRf*RN_M8#DONC#9
CN0bsGlRF8s_Dr$RCsGbRlfVN8b_C*DRRFfGsO_#N9DC
0#CblNsRGlk_$8DRGrCbfsRVblN_D8CRf*Rl_kG#DONC
9
#bC0NRsls0FkCO_#NRDCj.3cRM
C8O_0DH_VD
C