vre.tim

Xilinx Ise 官方源代码盘 第四章

# VirtexE base time file
#$Header: /syn/cvs/rcs/mappers/xilinx/lib/vre.tim,v 1.4.18.1 2001/09/18 21:31:41 roger Exp $
#
@ER
yBHFbCV8RsRFlP0s3HRl,M8CCRR0FoRC00REC8NN0RsVFRsPH0 CG
N#0s00_OVD_H
DC#RC0N_M8#DONC3RjcC
#0FRGsO_#NRDCj
36#RC0l_kG#DONC3RjnC
#0FRVMsC_FCk0Rc43
#yRCF0sk00CNCLDR3"463,4U3,..3,.63,.U3,d43,dc3,d(3,cj3,cd3,cn3,cU3,6j3,643,6.3,6d3,6c3,663,6n3,6(3,6U3,6g3,nj3,n43,n.3,nd3,nc3,n63,nn3,n(3,nU3,ng3,(j3,(jy"
R	lNHRMo0RECD0N#RF0IR0CMs#HCRC0ERl#NCNROb0#REsCRFCk0RL0NDNCR0ER0NP0RNCDk
0#Cs0FkCL0NDRCRR3"463,.j3,.d3,.d3,.d3,.c3,.n3,.U3,dj3,d.3,dc3,dn3,dU3,cj3,c.3,cc3,cn3,cU3,6j3,6.3,6c3,6n3,6U3,nj3,n.3,nc3,nn3,nU3,(j3,(4(6,3,dj(63c,n(3,((363,(gUj,3Uj,3U4,3U.,3Ud,3Uc,3U6,3Un,3U(,3UU,3gg,3gj,3,j6g63j"#

CN0bsLlRk_Vos0FkCO_#NRDC4
3jyCR#0FRskM0HoPRFCCsENR8#VRFs#ObCHRNDODCDRksF0oHM
0#CblNsR_V6VCF8DR0N.C
#0sbNlnRV_8VFCND0R#.
CN0bs8lRVVV_FD8C0.NR
C
#0sbNlHROVblN_D8CRd.3
0#CblNsR_N#8RCDR6.3
R
ykOM#N8DCRDPNkRC#VRFss0FkHRMoVlsFRsOFCFR0RmQ/
0#CblNsRksF0HC_M0bkR6j3
0#CblNsRksF0FC_kk0b03Rj6y

Rl0CbV3RNkMF0NRVOs0F#FRVsmRaub1RDCNOsC
#0sbNlORGbODNCN_VMj6R3cj(
0#CblNsRbGODCNO_MVN4jjR3nd4
0#CblNsRbGODCNO_MVN4j6R3jdc
0#CblNsRbGODCNO_MVN.jjR3jd6
0#C_MVNF_k0NR8["jj343,jjj.,3,j.jd3j,jj3c3,jdj.,3,d.j.3d,dj3.3,jdj.,3,dcjc3d,dj3c3,jdjc,3,dcj63d,dj363,jdj6,3,d6j63d"M
C8O_0DH_VD
C