spxl-4.tim

Xilinx Ise 官方源代码盘 第四章

#
# spxl-4.tim (spartan-xl)
#$Header: /syn/cvs/rcs/mappers/xilinx/lib/spxl-4.tim,v 1.2 2000/04/05 23:58:43 sun Exp $
#    Block delay report for a: xs20xl
#              Speed grade is: -4
#Version id for speed file is: PRELIMINARY 1.18 2000-01-28 xilinx
@E0
#N_s00_ODVCHD
0#CRNVlbC_8D3R4j
nn#bC0NRslVblN_D8CRlfVN8b_C#D
CN0bsVlREblN_D8CRg434#4
CN0bsElRl_Nb8RCD4j3(dC
#0sbNllRVN#b_Cj0R3c(cRC
#0sbNlERVl_Nb#RC04U36g#R
CN0bs8lR_0#CR(j3g
nR#bC0NRslC#M_Cj0R34gcRC
#0sbNlVRV_ROJRd43.
nR#bC0NRslOFHO_D8CRRRRjj34cC
#0sbNlHROVblN_D8CR3R4(
jd#bC0NRslH0MHO8F_CRDRjc3(4C
#0sbNlOR8FC_8DjRR3(gU
0#CblNsR_N#8RCDR.43d#c
CN0bsHlRL_kV8_CD0R0D4d3j6#R
CN0bsHlRL_kV8_CDO#lFRU43U
6R#bC0NRslFVLk_D8C_0V_0cDR3UdjRC
#0sbNlLRFk8V_C#D__D00Rjn3j
UR#bC0NRslFVLk_D8C_OV_lRF#6634(#R
CN0bsFlRL_kV8_CD#l_OFn#R3UU6RC
#0sbNlLRFkCV_M__V0R0Dd#R
CN0bsFlRL_kVC#M__D00R(c3RC
#0sbNlLRFkCV_M__VO#lFRUd3c
gR#bC0NRslFVLk__CM#l_OF6#R3R66
0#CblNsRVFV__OJV0_0D3RdnRg4
0#CblNsRVFV__OJ#0_0D3R6dRg4
0#CblNsRVFV__OJVl_OFc#R346cRC
#0sbNlVRFVJ_O_O#_lRF#nc3.4#R
CN0bsFlRV8V__0#CRcj3n
(R#bC0NRslF_VVC#M_C-0RjR3d
0#CblNsRk0LVM_HR6j3j#4
CN0bs0lRL_kVCjMR366c
C
#0sbNlMRN8D_8$CRrGRbsfNVlbC_8DRR*f8NM_N#OD
C9#bC0NRslG_Fs8RD$rbCGsVRfl_Nb8RCD*GRfF#s_OCND9C
#0sbNlkRlGD_8$CRrGRbsfNVlbC_8DRR*fGlk_N#OD
C9#bC0NRsls0FkCO_#NRDCjU3c
8CM_D0O_DVHC