xc2s30.tim

Xilinx Ise 官方源代码盘 第四章

#
# $Header: /syn/cvs/rcs/mappers/xilinx/lib/xc2s30.tim,v 1.4.44.1 2001/09/18 21:32:08 roger Exp $
#
@EN#0s00_OVD_H
DCy

y#_C080H#_D8CN0$_NCLD_x#HC.R4R
46#_C080H#_D8CN0$_NCLD_HNG#FRsI"RRj,,4.,,dc,,6n,,(U,,g44j,4#"
C80_H_#08NCD$N_0L_DCN#GHRDOFRjR",.4,,cd,,n6,,U(,,4g,j4,4,,4d446,(#"
C80_H_#08NCD$N_0L_DCs8FINR0NjjR"3jjj,cj3Ujd,3c(4,Uj3(j4,3Ug(,gj3g4.,3dj4,443.4.,3cdj,d43c4g,3.c4,643444,3U6c,n43g4U,3((j"C
#0H_8#80_C$DN_L0NDsC_FNI804NRR3"jn,4dj63(.3,jU,gnjg3gd3,4j,gn4c34.3,44,c(4n3.43,4d,4j463dn3,4n,464.3nc3,4(,dg4c3(g3,4U"nU
0#C_#8H0C_8D_N$0DNLCF_sI08NNRR."(j3cjd,3ngj,j43g4g,3d4d,443d4(,3cdd,d43c44,3jc4,c4364j,3j64,(43j4j,3d((,(43(4d,34Un,j.3n
4"#_C080H#_D8CN0$_NCLD_IsF8NN0R"dRjg3U.3,jg,gU4j3463,4.,d.4j3d(3,4d,cU4c3dg3,4c,nd4.36g3,4n,gU443(.3,4(,UU4d3UU3,.j,6..(3j6#"
C80_H_#08NCD$N_0L_DCs8FINR0Nc4R"344j,44344g,3j.(,d43c4(,36d6,d43(4n,3gc6,643.4U,3j(j,(43(44,3(Uc,U436.j,3djj,4.3(.d,34.d"C
#0H_8#80_C$DN_L0NDsC_FNI806NRR3"44,jd4n34(3,4.,Un4(3dj3,4c,n(4j36U3,46,4c4g36c3,4(,6n4(3((3,4U,(d.43jj3,.j,.6.(34g3,.."(n
0#C_#8H0C_8D_N$0DNLCF_sI08NNRRn"443n4d,36.c,.43g4j,3.d(,c43g4.,346c,643c4d,3Un.,U43j46,3(Ud,g43g.j,3jjd,4.36.j,3cdc,6.3U
("#_C080H#_D8CN0$_NCLD_IsF8NN0R"(R4.3.63,4.,Un4(3d(3,46,4(4436U3,46,6c4c3n43,4n,6d4j3gd3,4g,(U.43j43,.4,4..n34g3,.c,d..43n.#"
C80_H_#08NCD$N_0L_DCs8FINR0NU4R"3jdj,d43c4j,3(64,n43U44,3(ng,(43d44,36Uj,U436.6,3Uj(,4.3..(,3.4n,..36.n,3gdc,6.3U.(,3Un6"C
#0H_8#80_C$DN_L0NDsC_FNI80gNRR3"4d,gg4c3cc3,46,(c4c3(d3,4U,(c4j3g43,4g,.n..3jd3,.4,n4.n3..3,.d,cU..3cd3,.c,dU.j3(43,.U"44
0#C_#8H0C_8D_N$0DNLCF_sI08NNjR4R3"4c,664d36c3,4n,6n443gd3,4g,.n.43j43,.j,d6.63jU3,.4,n4.g3.U3,.c,jd.d3c63,.c,cc.43(c3,.g"c4
0#C_#8H0C_8D_N$0DNLCF_sI08NN4R4R3"46,6d4d3n43,4(,(j..3j.3,.j,64.63j63,.4,ng.43.43,.d,c6.43cg3,.c,.(.63663,.n,dd.63Uj3,dj"jc
yy

8CM_D0O_DVHC

y