coregen.crp
来自「Xinx ISE 官方源代码盘第二章」· CRP 代码 · 共 9 行
CRP
9 行
NEWPROJECT j:\projects\ise\arch_wzd_demo
SETPROJECT j:\projects\ise\arch_wzd_demo
SET BusFormat = BusFormatAngleBracket
SET XilinxFamily = Virtex2P
SET FlowVendor = Foundation_iSE
SET DesignFlow = Verilog
SET SimulationOutputProducts = Verilog VHDL
SET LockProjectProps = false
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?