eof.c

This network protcol stack,it is very strong and powerful!

    }
    else{
      CODE_PROFILING_SETPIN_0;
      mPhyTxRxState = cIdle;
      if(IsCurrentActionAutoRx()){
        // Fall back to Rx if in Auto Rx mode
        mpfPendingSetup = SetupImmediateRx;
        mpfPendingSetup();  // Does not disable or enable interrupts, which is desired here 
        mpfPendingSetup=NULL;
      }
    }
    gIsrFastAction = DoFastRxEofCrcValid;
  }
  else{
    gIsrFastAction = DoFastRxEofCrcInvalid;
  }
}

#else
void DoSuperFastRxEof(void)
{
  RX_DISABLE_LNA;
  if(IsAbelCrcOk()){
     gpPhyRxData->timeStampMCU |= 0x80; // Set bit7 in this element if CRC is ok
   }
  else {
     gpPhyRxData->timeStampMCU &= ~0x80; // Clear bit7 in this element if CRC failed
  }
  gIsrFastAction = DoFastRxEofCrcInvalid;
}
#endif I_AM_A_SNIFFER

/************************************************************************************
* Tail function when using Eof interrupt
* Polls for packet completion and initialises super-fast action to occur at first 
* coming interrupt (assumed eof interrupt).
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   240204   JT       Created 
*
************************************************************************************/
void PollForRx(void)
{
  EXIT_IF_RXINDEX_NOT_REACHED((uint8_t)(gpPhyRxData->frameLength-2));
  gIsrAsyncTailFunction = DummyFastIsr;
  gIsrSuperFastAction=DoSuperFastRxEof;
}

#else /* USE_INTERRUPT_RXEOF */
/************************************************************************************
* Tail polling function when NOT using Eof interrupt
* Polls for packet completion using GPIO and sets up pending actions
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   240204   JT       Created 
*
************************************************************************************/
#ifndef I_AM_A_SNIFFER
void PollForRx(void)
{
  EXIT_IF_RXINDEX_NOT_REACHED((uint8_t)gpPhyRxData->frameLength-2);

  POLL_UNTIL_IDLE;

  RX_DISABLE_LNA;
  DISABLE_ALL_INTERRUPTS; // ensure nothing influences the delay after polling is done
  // Short delay (5 us) inserted to ensure Abel Sequencer stable writing Abel Ctrl register. Prevents GPIO1 held low through Tx.
  DELAY_5US // Empty Macro if using TxEOF irq
    
  if(IsAbelCrcOk()){
    if (gBeaconWithBadSrcDetected) {
      gBeaconWithBadSrcDetected = FALSE;
      if (gpPhyRxData->rxData[gpPhyRxData->headerLength + 1] & 0x40) { // chech PAN coordinator bit in beacon superframe spec. (bit 14)
        gPanIdConflict= TRUE;
        ENABLE_ALL_INTERRUPTS; 
        DoFastRxEofCrcInvalid();
        return;
      }
    }
    
    if (mpfPendingSetup) {
      SetupPendingProtected(); // disables and enables all interrupts
    }
    else{
      CODE_PROFILING_SETPIN_0;
      ENABLE_ALL_INTERRUPTS; 
      mPhyTxRxState = cIdle;
      if(IsCurrentActionAutoRx()){
        // Fall back to Rx if in Auto Rx mode
        mpfPendingSetup = SetupImmediateRx;
        SetupPendingProtected(); // disables and enables all interrupts
      }
    }
    DoFastRxEofCrcValid();
  }
  else{
    ENABLE_ALL_INTERRUPTS; 
    DoFastRxEofCrcInvalid();
  }
}

#else I_AM_A_SNIFFER
void PollForRx(void)
{
  EXIT_IF_RXINDEX_NOT_REACHED((uint8_t)gpPhyRxData->frameLength-2);

  POLL_UNTIL_IDLE;
  
  RX_DISABLE_LNA;
  DISABLE_ALL_INTERRUPTS; // ensure nothing influences the delay after polling is done
  // Short delay (5 us) inserted to ensure Abel Sequencer stable writing Abel Ctrl register. Prevents GPIO1 held low through Tx.
  DELAY_5US // Empty Macro if using TxEOF irq
  if(IsAbelCrcOk()){
    gpPhyRxData->timeStampMCU |= 0x80; // Set bit7 in this element if CRC is ok
  }
  else {
    gpPhyRxData->timeStampMCU &= ~0x80; // Clear bit7 in this element if CRC failed
  }
  ENABLE_ALL_INTERRUPTS; 
  DoFastRxEofCrcInvalid();
}
#endif I_AM_A_SNIFFER
#endif /* USE_INTERRUPT_RXEOF */


#ifndef USE_INTERRUPT_TXEOF
/************************************************************************************
* Tail polling function when NOT using Eof interrupt
* Polls for packet completion using GPIO and sets up pending actions
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   240204   JT       Created 
*
************************************************************************************/
void PollForTx(void)
{
  gIsrAsyncTailFunction = DummyFastIsr;
  POLL_UNTIL_IDLE;
  DoFastTxEof();
}
#endif /* USE_INTERRUPT_TXEOF */


/************************************************************************************
* Helper function for aborting Phy action upon timeout
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   190205   JT        Created 
*
************************************************************************************/
void PhyAbortAndSendTimeoutInd(void){
  PhyPlmeForceTrxOffRequest();
  PhyPlmeRxTimeoutIndication();
}


/************************************************************************************
* If Timeout occurs, generate event to MAC layer
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   061003   TOJ       Created 
*
************************************************************************************/
void RxTimeout(void)
{
  RX_DISABLE_LNA;
  CODE_PROFILING_SETPIN_0;
    // We have received a timeout on a phy (Rx) action. On TMR4 (timeout) received, the PHY is forced idle
   if (mPhyTxRxState == cBusy_Tx) {
     gIsrFastAction = PhyAbortAndSendTimeoutInd;   // HACK: Timeout in TxAck must only abort Tx synchronously 
   }
   else{
     PhyAbortAndSendTimeoutInd();
   }
}


/************************************************************************************
* If TMR2 expires, then it is a TC2' interrupt. If exiting doze mode, the TC2
* timer interrupt is also used, but the vector must point to ExitDoze.
*
* Sanity check: If TC2' occurs, and no action has been setup, then it is assumed that
* we are out of sync.
*
* Interface assumptions:
*
* Return value:
*   NONE
*
* Revision history:
*
*    Date    Author    Comments
*   ------   ------    --------
*   061003   TOJ       Created 
*
************************************************************************************/
void IsrTx2prime(void)
{
  CODE_PROFILING_CLRPIN_0

    // If gIsrPendingFastAction is NULL, TC2' expired, before new command was programmed
  if (NULL==gIsrPendingFastAction){
    PhyPlmeSyncLossIndication();
    return;
  }

  gIsrFastAction=gIsrPendingFastAction;
  gIsrPendingFastAction=NULL; // Clear pending setup

  PhyPlmeB2BIndication(); // Indicate that new TC2' is ready for setup
  if (gIsrFastAction==IrqStreamingRxFirst)
    InitRxPointers();
}

/************************************************************************************
*************************************************************************************
* Module debug stuff
*************************************************************************************
************************************************************************************/




/************************************************************************************
*************************************************************************************
* Level 1 block comment
*************************************************************************************
************************************************************************************/

//-----------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------
// Level 2 block comment
//-----------------------------------------------------------------------------------
//-----------------------------------------------------------------------------------

/* Level 3 block comment */




// Delimiters

/***********************************************************************************/

//-----------------------------------------------------------------------------------