s373.vhd

来自「大家一定要看 哦 程序在与多看多练 我找了好久才找到呢」· VHDL 代码 · 共 25 行

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY S373 IS
 PORT (
       OEN,G : IN STD_LOGIC;
           D : IN STD_LOGIC_VECTOR(8 DOWNTO 1);
           Q : OUT  STD_LOGIC_VECTOR(8 DOWNTO 1)
       );
END S373;
ARCHITECTURE A OF S373 IS
   COMPONENT LATCH
      	PORT(
   		           D,ENA : IN	STD_LOGIC;
   		                Q : OUT	STD_LOGIC
            );
   END COMPONENT;
   SIGNAL TEMP :STD_LOGIC_VECTOR(8 DOWNTO 1);
BEGIN
   GGLATCH:FOR I IN 1 TO 8 GENERATE
            GH:LATCH PORT MAP (D(I),G,TEMP(I));
   END GENERATE;
     Q<=TEMP WHEN OEN='0' ELSE
             "ZZZZZZZZ";
END A;