mod_copy1.v

设计与验证verilog hdl

module mod_copy1 (sel, a, b, c, d, data_out);
input sel, a, b, c, d;
output data_out;

assign data_out= (sel)? (a+b) : (c+d) ;

endmodule