badorderleaf3.v

来自「openaccess与verilog互相转化时所用的源代码」· Verilog 代码 · 共 9 行

// In this test case, connection are attempted to terminals that do not have 
// position information.


module top();
    noOrderLeaf  I1(a, b);
endmodule