inconsistentterm.v

来自「openaccess与verilog互相转化时所用的源代码」· Verilog 代码 · 共 8 行

// The first terminal of this module is declared inconsistently.


module inconsistentTerm ({in, out});
    input   in;
    output  out;
endmodule