multidimarray.v

来自「openaccess与verilog互相转化时所用的源代码」· Verilog 代码 · 共 9 行

// This test verifies that the reader will catch attempts to declare 
// multi-dimensional arrays.



module top();
    wire [1:0] a[3:0];
endmodule